



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

| Product Status                  | Obsolete   |
|---------------------------------|--|
| Core Processor                  | PowerPC e300c2   |
| Number of Cores/Bus Width       | 1 Core, 32-Bit   |
| Speed                           | 266MHz   |
| Co-Processors/DSP               | Communications; QUICC Engine, Security; SEC 2.2                          |
| RAM Controllers                 | DDR, DDR2  |
| Graphics Acceleration           | No   |
| Display & Interface Controllers | -  |
| Ethernet                        | 10/100Mbps (3)   |
| SATA                            | -  |
| USB                             | USB 2.0 (1)  |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V   |
| Operating Temperature           | -40°C ~ 105°C (TA)   |
| Security Features               | Cryptography   |
| Package / Case                  | 516-BBGA   |
| Supplier Device Package         | 516-PBGA (27x27)   |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8323eczqaddc |
|                                 |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Electrical Characteristics

# 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8323E. The MPC8323E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

# 2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

# 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

| Characteristic   |   | Symbol            | Max Value                        | Unit | Notes |  |  |  |
|--|---|-------------------|----------------------------------|------|-------|--|--|--|
| Core supply voltage  |   | V <sub>DD</sub>   | -0.3 to 1.26                     | V    | —     |  |  |  |
| PLL supply voltage   |   | AV <sub>DDn</sub> | -0.3 to 1.26                     | V    | —     |  |  |  |
| DDR1 and DDR2 DRAM I/O voltage   |   | $GV_DD$           | -0.3 to 2.75<br>-0.3 to 1.98     | V    | —     |  |  |  |
| PCI, local bus, DUART, system control and power management, I <sup>2</sup> C, SPI, MII, RMII, MII management, and JTAG I/O voltage |   | $OV_{DD}$         | -0.3 to 3.6                      | V    | —     |  |  |  |
| Input voltage  | DDR1/DDR2 DRAM signals  | MV <sub>IN</sub>  | –0.3 to (GV <sub>DD</sub> + 0.3) | V    | 2     |  |  |  |
|  | DDR1/DDR2 DRAM reference  | MV <sub>REF</sub> | –0.3 to (GV <sub>DD</sub> + 0.3) | V    | 2     |  |  |  |
|  | Local bus, DUART, CLKIN, system control and power management, I <sup>2</sup> C, SPI, and JTAG signals | OV <sub>IN</sub>  | -0.3 to (OV <sub>DD</sub> + 0.3) | V    | 3     |  |  |  |
|  | PCI   | OV <sub>IN</sub>  | -0.3 to (OV <sub>DD</sub> + 0.3) | V    | 5     |  |  |  |
| Storage temperature range  |   | T <sub>STG</sub>  | -55 to 150                       | °C   | —     |  |  |  |

### Table 1. Absolute Maximum Ratings<sup>1</sup>

Notes:

1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

 Caution: MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.

3. Caution: OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.





# 2.1.2 Power Supply Voltage Specification

Table 2 provides the recommended operating conditions for the MPC8323E. Note that these values are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

| Characteristic  | Symbol                         | Recommended<br>Value            | Unit | Notes |
|---|--------------------------------|---------------------------------|------|-------|
| Core supply voltage   | V <sub>DD</sub>                | 1.0 V ± 50 mV                   | V    | 1     |
| PLL supply voltage  | AV <sub>DD</sub>               | 1.0 V ± 50 mV                   | V    | 1     |
| DDR1 and DDR2 DRAM I/O voltage  | GV <sub>DD</sub>               | 2.5 V ± 125 mV<br>1.8 V ± 90 mV | V    | 1     |
| PCI, local bus, DUART, system control and power management, $\rm I^2C,$ SPI, and JTAG I/O voltage | OV <sub>DD</sub>               | 3.3 V ± 300 mV                  | V    | 1     |
| Junction temperature  | T <sub>A</sub> /T <sub>J</sub> | 0 to 105                        | °C   | 2     |

### Table 2. Recommended Operating Conditions<sup>3</sup>

Note:

1. GV<sub>DD</sub>, OV<sub>DD</sub>, AV<sub>DD</sub>, and V<sub>DD</sub> must track each other and must vary in the same direction—either in the positive or negative direction.

2. Minimum temperature is specified with T<sub>A</sub>; maximum temperature is specified with T<sub>J</sub>.

3. All IO pins should be interfaced with peripherals operating at same voltage level.

4. This voltage is the input to the filter discussed in Section 24.2, "PLL Power Supply Filtering" and not necessarily the voltage at the AVDD pin, which may be reduced due to voltage drop across the filter.

Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8323E




Figure 2. Overshoot/Undershoot Voltage for GV<sub>DD</sub>/OV<sub>DD</sub>



**Clock Input Timing** 

| Local bus I/O<br>load = 25 pF<br>1 pair of clocks | 66 MHz, 32 bits      |   | _ | 0.12  | W | _                             |
|---|----------------------|---|---|-------|---|-------------------------------|
| PCI I/O load = 30 pF                              | 66 MHz, 32 bits      | — | — | 0.057 | W | —                             |
| QUICC Engine block and                            | UTOPIA 8-bit 31 PHYs | — | — | 0.041 | W | Multiply by                   |
| other I/Os  | TDM serial           | — | — | 0.001 | W | number of<br>interfaces used. |
|   | TDM nibble           | — | — | 0.004 | W |                               |
|   | HDLC/TRAN serial     | — | — | 0.003 | W |                               |
|   | HDLC/TRAN nibble     | — | — | 0.025 | W |                               |
|   | DUART                | — | — | 0.017 | W |                               |
|   | MIIs                 | — | — | 0.009 | W |                               |
|   | RMII                 | — | — | 0.009 | W |                               |
|   | Ethernet management  | _ | _ | 0.002 | W |                               |
|   | USB                  | _ | _ | 0.001 | W |                               |
|   | SPI                  | — | — | 0.001 | W |                               |
|   | Timer output         | — | — | 0.002 | W |                               |

Table 6. Estimated Typical I/O Power Dissipation (continued)

## NOTE

 $AV_{DD}n$  (1.0 V) is estimated to consume 0.05 W (under normal operating conditions and ambient temperature).

# 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8323E.

## NOTE

The rise/fall time on QUICC Engine input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of VCC; fall time refers to transitions from 90% to 10% of VCC.

# 4.1 DC Electrical Characteristics

Table 7 provides the clock input (CLKIN/PCI\_SYNC\_IN) DC timing specifications for the MPC8323E.

| Parameter          | Condition | Symbol          | Min  | Мах                    | Unit |
|--------------------|-----------|-----------------|------|------------------------|------|
| Input high voltage | _         | V <sub>IH</sub> | 2.7  | OV <sub>DD</sub> + 0.3 | V    |
| Input low voltage  | _         | V <sub>IL</sub> | -0.3 | 0.4                    | V    |

### Table 7. CLKIN DC Electrical Characteristics



# 8.2.2.1 RMII Transmit AC Timing Specifications

Table 23 provides the RMII transmit AC timing specifications.

#### **Table 25. RMII Transmit AC Timing Specifications**

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 10%.

| Parameter/Condition  | Symbol <sup>1</sup>                 | Min | Typical | Мах | Unit |
|--|-------------------------------------|-----|---------|-----|------|
| REF_CLK clock  | t <sub>RMX</sub>                    | _   | 20      | _   | ns   |
| REF_CLK duty cycle   | t <sub>RMXH</sub> /t <sub>RMX</sub> | 35  | _       | 65  | %    |
| REF_CLK to RMII data TXD[1:0], TX_EN delay                             | <sup>t</sup> RMTKHDX                | 2   | _       | 10  | ns   |
| REF_CLK data clock rise V <sub>IL</sub> (min) to V <sub>IH</sub> (max) | t <sub>RMXR</sub>                   | 1.0 | _       | 4.0 | ns   |
| REF_CLK data clock fall $V_{IH}(max)$ to $V_{IL}(min)$                 | t <sub>RMXF</sub>                   | 1.0 | _       | 4.0 | ns   |

Note:

1. The symbols used for timing specifications follow the pattern of t<sub>(first three letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>RMTKHDX</sub> symbolizes RMII transmit timing (RMT) for the time t<sub>RMX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>RMX</sub> represents the RMII(RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

### Figure 10 shows the RMII transmit AC timing diagram.




Figure 10. RMII Transmit AC Timing Diagram

## 8.2.2.2 RMII Receive AC Timing Specifications

Table 24 provides the RMII receive AC timing specifications.

### Table 26. RMII Receive AC Timing Specifications

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 10%.

| Parameter/Condition   | Symbol <sup>1</sup>                 | Min | Typical | Мах | Unit |
|---|-------------------------------------|-----|---------|-----|------|
| REF_CLK clock period  | t <sub>RMX</sub>                    | _   | 20      | _   | ns   |
| REF_CLK duty cycle  | t <sub>RMXH</sub> /t <sub>RMX</sub> | 35  | _       | 65  | %    |
| RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK                     | t <sub>RMRDVKH</sub>                | 4.0 | _       | _   | ns   |
| RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK                      | t <sub>RMRDXKH</sub>                | 2.0 | _       | _   | ns   |
| REF_CLK clock rise V <sub>IL</sub> (min) to V <sub>IH</sub> (max) | t <sub>RMXR</sub>                   | 1.0 | _       | 4.0 | ns   |



# 8.3.1 MII Management DC Electrical Characteristics

MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in Table 27.

| Parameter              | Symbol           | Conditions                   |                        | Min  | Мах                    | Unit |
|------------------------|------------------|------------------------------|------------------------|------|------------------------|------|
| Supply voltage (3.3 V) | OV <sub>DD</sub> | —                            |                        | 2.97 | 3.63                   | V    |
| Output high voltage    | V <sub>OH</sub>  | I <sub>OH</sub> = -1.0 mA    | OV <sub>DD</sub> = Min | 2.10 | OV <sub>DD</sub> + 0.3 | V    |
| Output low voltage     | V <sub>OL</sub>  | I <sub>OL</sub> = 1.0 mA     | OV <sub>DD</sub> = Min | GND  | 0.50                   | V    |
| Input high voltage     | V <sub>IH</sub>  | -                            |                        |      | —                      | V    |
| Input low voltage      | V <sub>IL</sub>  | —                            |                        | —    | 0.80                   | V    |
| Input current          | I <sub>IN</sub>  | $0 V \le V_{IN} \le OV_{DD}$ |                        | —    | ±5                     | μΑ   |

Table 27. MII Management DC Electrical Characteristics When Powered at 3.3 V

# 8.3.2 MII Management AC Electrical Specifications

Table 28 provides the MII management AC timing specifications.

#### Table 28. MII Management AC Timing Specifications

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  is 3.3 V  $\pm$  10%.

| Parameter/Condition        | Symbol <sup>1</sup> | Min | Typical | Мах | Unit | Notes |
|----------------------------|---------------------|-----|---------|-----|------|-------|
| MDC frequency              | f <sub>MDC</sub>    | —   | 2.5     | —   | MHz  | _     |
| MDC period                 | t <sub>MDC</sub>    | —   | 400     | —   | ns   | _     |
| MDC clock pulse width high | t <sub>MDCH</sub>   | 32  | —       | —   | ns   | _     |
| MDC to MDIO delay          | t <sub>MDKHDX</sub> | 10  | —       | 70  | ns   | _     |
| MDIO to MDC setup time     | t <sub>MDDVKH</sub> | 5   | —       | —   | ns   | _     |
| MDIO to MDC hold time      | t <sub>MDDXKH</sub> | 0   | —       | —   | ns   | _     |
| MDC rise time              | t <sub>MDCR</sub>   | —   | —       | 10  | ns   | _     |
| MDC fall time              | t <sub>MDHF</sub>   | —   | _       | 10  | ns   | —     |

Note:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MDKHDX</sub> symbolizes management data timing (MD) for the time t<sub>MDC</sub> from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t<sub>MDDVKH</sub> symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MDC</sub> clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>




Figure 17. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4

# 10 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1<sup>TM</sup> (JTAG) interface of the MPC8323E.

# **10.1 JTAG DC Electrical Characteristics**

Table 31 provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the MPC8323E.

| Table 31. JTAG Interface DC Electrical Characteris | tics |
|--|------|
|--|------|

| Characteristic      | Symbol Condition |                           | Min | Мах                    | Unit |
|---------------------|------------------|---------------------------|-----|------------------------|------|
| Output high voltage | V <sub>OH</sub>  | I <sub>OH</sub> = -6.0 mA | 2.4 | _                      | V    |
| Output low voltage  | V <sub>OL</sub>  | I <sub>OL</sub> = 6.0 mA  | _   | 0.5                    | V    |
| Output low voltage  | V <sub>OL</sub>  | I <sub>OL</sub> = 3.2 mA  | _   | 0.4                    | V    |
| Input high voltage  | V <sub>IH</sub>  | —                         | 2.5 | OV <sub>DD</sub> + 0.3 | V    |



Figure 21 provides the boundary-scan timing diagram.





Figure 21. Boundary-Scan Timing Diagram







Figure 22. Test Access Port Timing Diagram



Figure 28 provides the AC test load for the timers.



# 14 GPIO

This section describes the DC and AC electrical specifications for the GPIO of the MPC8323E.

# 14.1 GPIO DC Electrical Characteristics

Table 11 provides the DC electrical characteristics for the MPC8323E GPIO.

| Characteristic      | Symbol          | Condition                        | Min  | Мах                    | Unit | Notes |
|---------------------|-----------------|----------------------------------|------|------------------------|------|-------|
| Output high voltage | V <sub>OH</sub> | I <sub>OH</sub> = -6.0 mA        | 2.4  | _                      | V    | 1     |
| Output low voltage  | V <sub>OL</sub> | I <sub>OL</sub> = 6.0 mA         | —    | 0.5                    | V    | 1     |
| Output low voltage  | V <sub>OL</sub> | I <sub>OL</sub> = 3.2 mA         | —    | 0.4                    | V    | 1     |
| Input high voltage  | V <sub>IH</sub> | —                                | 2.0  | OV <sub>DD</sub> + 0.3 | V    | 1     |
| Input low voltage   | V <sub>IL</sub> | _                                | -0.3 | 0.8                    | V    | _     |
| Input current       | I <sub>IN</sub> | $0 \ V \leq V_{IN} \leq OV_{DD}$ | —    | ±5                     | μA   |       |

### Table 40. GPIO DC Electrical Characteristics

#### Note:

1. This specification applies when operating from 3.3-V supply.

# 14.2 GPIO AC Timing Specifications

Table 41 provides the GPIO input and output AC timing specifications.

### Table 41. GPIO Input AC Timing Specifications<sup>1</sup>

| Characteristic                  | Symbol <sup>2</sup> | Min | Unit |
|---------------------------------|---------------------|-----|------|
| GPIO inputs-minimum pulse width | t <sub>PIWID</sub>  | 20  | ns   |


#### Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t<sub>PIWID</sub> ns to ensure proper operation.



Figure 29 provides the AC test load for the GPIO.



# 15 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins of the MPC8323E.

# **15.1 IPIC DC Electrical Characteristics**

Table 42 provides the DC electrical characteristics for the external interrupt pins of the MPC8323E.

| Characteristic     | Symbol          | Condition                | Min  | Мах                    | Unit |
|--------------------|-----------------|--------------------------|------|------------------------|------|
| Input high voltage | V <sub>IH</sub> | _                        | 2.0  | OV <sub>DD</sub> + 0.3 | V    |
| Input low voltage  | V <sub>IL</sub> | _                        | -0.3 | 0.8                    | V    |
| Input current      | I <sub>IN</sub> | _                        | —    | ±5                     | μA   |
| Output low voltage | V <sub>OL</sub> | I <sub>OL</sub> = 6.0 mA | —    | 0.5                    | V    |
| Output low voltage | V <sub>OL</sub> | I <sub>OL</sub> = 3.2 mA | —    | 0.4                    | V    |

Table 42. IPIC DC Electrical Characteristics<sup>1,2</sup>

#### Notes:

1. This table applies for pins IRQ[0:7], IRQ\_OUT, MCP\_OUT, and CE ports Interrupts.

2. IRQ\_OUT and MCP\_OUT are open drain pins, thus V<sub>OH</sub> is not relevant for those pins.

# 15.2 IPIC AC Timing Specifications

Table 43 provides the IPIC input and output AC timing specifications.

### Table 43. IPIC Input AC Timing Specifications<sup>1</sup>

| Characteristic                  | Symbol <sup>2</sup> | Min | Unit |
|---------------------------------|---------------------|-----|------|
| IPIC inputs-minimum pulse width | t <sub>PIWID</sub>  | 20  | ns   |

#### Notes:


1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by any
external synchronous logic. IPIC inputs are required to be valid for at least t<sub>PIWID</sub> ns to ensure proper operation when working
in edge triggered mode.



Figure 31 and Figure 32 represent the AC timing from Table 45. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.


Figure 31 shows the SPI timing in slave mode (external clock).



Note: The clock edge is selectable on SPI.

### Figure 31. SPI AC Timing in Slave Mode (External Clock) Diagram

Figure 32 shows the SPI timing in master mode (internal clock).



Note: The clock edge is selectable on SPI.

Figure 32. SPI AC Timing in Master Mode (Internal Clock) Diagram

# 17 TDM/SI

This section describes the DC and AC electrical specifications for the time-division-multiplexed and serial interface of the MPC8323E.

# 17.1 TDM/SI DC Electrical Characteristics

Table 46 provides the DC electrical characteristics for the MPC8323E TDM/SI.

| Characteristic      | Symbol          | Condition                 | Min | Мах                    | Unit |
|---------------------|-----------------|---------------------------|-----|------------------------|------|
| Output high voltage | V <sub>OH</sub> | I <sub>OH</sub> = -2.0 mA | 2.4 | _                      | V    |
| Output low voltage  | V <sub>OL</sub> | I <sub>OL</sub> = 3.2 mA  | _   | 0.5                    | V    |
| Input high voltage  | V <sub>IH</sub> | —                         | 2.0 | OV <sub>DD</sub> + 0.3 | V    |

### Table 46. TDM/SI DC Electrical Characteristics



# **18 UTOPIA**

This section describes the UTOPIA DC and AC electrical specifications of the MPC8323E.

NOTE

The MPC8321E and MPC8321 do not support UTOPIA.

# **18.1 UTOPIA DC Electrical Characteristics**

Table 48 provides the DC electrical characteristics for the MPC8323E UTOPIA.

#### Table 48. UTOPIA DC Electrical Characteristics

| Characteristic      | Symbol          | Symbol Condition             |      | Мах                    | Unit |
|---------------------|-----------------|------------------------------|------|------------------------|------|
| Output high voltage | V <sub>OH</sub> | I <sub>OH</sub> = -8.0 mA    | 2.4  | —                      | V    |
| Output low voltage  | V <sub>OL</sub> | I <sub>OL</sub> = 8.0 mA     | _    | 0.5                    | V    |
| Input high voltage  | V <sub>IH</sub> | _                            | 2.0  | OV <sub>DD</sub> + 0.3 | V    |
| Input low voltage   | V <sub>IL</sub> | _                            | -0.3 | 0.8                    | V    |
| Input current       | I <sub>IN</sub> | $0 V \le V_{IN} \le OV_{DD}$ | _    | ±5                     | μA   |

# **18.2 UTOPIA AC Timing Specifications**

Table 49 provides the UTOPIA input and output AC timing specifications.

Table 49. UTOPIA AC Timing Specifications<sup>1</sup>

| Characteristic                                | Symbol <sup>2</sup> | Min | Мах | Unit |
|---|---------------------|-----|-----|------|
| UTOPIA outputs—Internal clock delay           | t <sub>UIKHOV</sub> | 0   | 5.5 | ns   |
| UTOPIA outputs—External clock delay           | t <sub>UEKHOV</sub> | 1   | 8   | ns   |
| UTOPIA outputs—Internal clock high impedance  | t <sub>UIKHOX</sub> | 0   | 5.5 | ns   |
| UTOPIA outputs—External clock high impedance  | t <sub>UEKHOX</sub> | 1   | 8   | ns   |
| UTOPIA inputs—Internal clock input setup time | t <sub>UIIVKH</sub> | 8   | _   | ns   |
| UTOPIA inputs—External clock input setup time | t <sub>UEIVKH</sub> | 4   | _   | ns   |
| UTOPIA inputs—Internal clock input hold time  | t <sub>UIIXKH</sub> | 0   | —   | ns   |
| UTOPIA inputs—External clock input hold time  | t <sub>UEIXKH</sub> | 1   | _   | ns   |

#### Notes:

1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

2. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>UIKHOX</sub> symbolizes the UTOPIA outputs internal timing (UI) for the time t<sub>UTOPIA</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).</sub></sub>



USB

# 20 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8323E.

# 20.1 USB DC Electrical Characteristics

Table 53 provides the DC electrical characteristics for the USB interface.

### Table 53. USB DC Electrical Characteristics<sup>1</sup>

| Parameter  | Symbol          | Min                    | Мах                    | Unit |
|--|-----------------|------------------------|------------------------|------|
| High-level input voltage                           | V <sub>IH</sub> | 2                      | OV <sub>DD</sub> + 0.3 | V    |
| Low-level input voltage                            | V <sub>IL</sub> | -0.3                   | 0.8                    | V    |
| High-level output voltage, $I_{OH} = -100 \ \mu A$ | V <sub>OH</sub> | OV <sub>DD</sub> – 0.2 | _                      | V    |
| Low-level output voltage, I <sub>OL</sub> = 100 μA | V <sub>OL</sub> | —                      | 0.2                    | V    |
| Input current                                      | I <sub>IN</sub> | —                      | ±5                     | μA   |

### Note:

1. Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

# 20.2 USB AC Electrical Specifications

Table 54 describes the general timing parameters of the USB interface of the MPC8323E.

| Parameter                    | Symbol <sup>1</sup>  | Min    | Max | Unit | Notes                  |
|------------------------------|----------------------|--------|-----|------|------------------------|
| USB clock cycle time         | tuscк                | 20.83  | _   | ns   | Full speed 48 MHz      |
| USB clock cycle time         | t <sub>USCK</sub>    | 166.67 | _   | ns   | Low speed 6 MHz        |
| Skew between TXP and TXN     | t <sub>USTSPN</sub>  |        | 5   | ns   | —                      |
| Skew among RXP, RXN, and RXD | t <sub>USRSPND</sub> |        | 10  | ns   | Full speed transitions |
| Skew among RXP, RXN, and RXD | t <sub>USRPND</sub>  |        | 100 | ns   | Low speed transitions  |

#### Notes:

 The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(state)(signal)</sub> for receive signals and t<sub>(first two letters of functional block)(state)(signal)</sub> for transmit signals. For example, t<sub>USRSPND</sub> symbolizes USB timing (US) for the USB receive signals skew (RS) among RXP, RXN, and RXD (PND). Also, t<sub>USTSPN</sub> symbolizes USB timing (US) for the USB transmit signals skew (TS) between TXP and TXN (PN).

2. Skew measurements are done at  $OV_{DD}/2$  of the rising or falling edge of the signals.

Figure 41 provide the AC test load for the USB.




Figure 41. USB AC Test Load



# 21.3 Pinout Listings

Table 55 shows the pin list of the MPC8323E.

### Table 55. MPC8323E PBGA Pinout Listing

| Signal     | Package Pin Number             | Pin Type | Power<br>Supply  | Notes |
|------------|--------------------------------|----------|------------------|-------|
| C          | DR Memory Controller Interface |          | 1                |       |
| MEMC_MDQ0  | AE9                            | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ1  | AD10                           | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ2  | AF10                           | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ3  | AF9                            | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ4  | AF7                            | IO       | GV <sub>DD</sub> | _     |
| MEMC_MDQ5  | AE10                           | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ6  | AD9                            | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ7  | AF8                            | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ8  | AE6                            | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ9  | AD7                            | IO       | GV <sub>DD</sub> |       |
| MEMC_MDQ10 | AF6                            | IO       | GV <sub>DD</sub> |       |
| MEMC_MDQ11 | AC7                            | IO       | GV <sub>DD</sub> |       |
| MEMC_MDQ12 | AD8                            | IO       | GV <sub>DD</sub> |       |
| MEMC_MDQ13 | AE7                            | IO       | GV <sub>DD</sub> |       |
| MEMC_MDQ14 | AD6                            | IO       | GV <sub>DD</sub> |       |
| MEMC_MDQ15 | AF5                            | IO       | GV <sub>DD</sub> |       |
| MEMC_MDQ16 | AD18                           | IO       | GV <sub>DD</sub> |       |
| MEMC_MDQ17 | AE19                           | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ18 | AF17                           | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ19 | AF19                           | IO       | GV <sub>DD</sub> |       |
| MEMC_MDQ20 | AF18                           | IO       | GV <sub>DD</sub> |       |
| MEMC_MDQ21 | AE18                           | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ22 | AF20                           | IO       | GV <sub>DD</sub> |       |
| MEMC_MDQ23 | AD19                           | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ24 | AD21                           | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ25 | AF22                           | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ26 | AC21                           | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ27 | AF21                           | IO       | GV <sub>DD</sub> | —     |
| MEMC_MDQ28 | AE21                           | Ю        | GV <sub>DD</sub> | —     |



| Signal    | Package Pin Number             | Pin Type | Power<br>Supply  | Notes |
|-----------|--------------------------------|----------|------------------|-------|
| MEMC_MCKE | AD14                           | 0        | GV <sub>DD</sub> | 3     |
| MEMC_MCK  | AF14                           | 0        | GV <sub>DD</sub> | —     |
| MEMC_MCK  | AE14                           | 0        | GV <sub>DD</sub> | —     |
| MEMC_MODT | AF11                           | 0        | GV <sub>DD</sub> | —     |
|           | Local Bus Controller Interface | •        | •                | •     |
| LAD0      | N25                            | IO       | OV <sub>DD</sub> | 7     |
| LAD1      | P26                            | IO       | OV <sub>DD</sub> | 7     |
| LAD2      | P25                            | IO       | OV <sub>DD</sub> | 7     |
| LAD3      | R26                            | IO       | OV <sub>DD</sub> | 7     |
| LAD4      | R25                            | IO       | OV <sub>DD</sub> | 7     |
| LAD5      | T26                            | IO       | OV <sub>DD</sub> | 7     |
| LAD6      | T25                            | IO       | OV <sub>DD</sub> | 7     |
| LAD7      | U25                            | IO       | OV <sub>DD</sub> | 7     |
| LAD8      | M24                            | IO       | OV <sub>DD</sub> | 7     |
| LAD9      | N24                            | IO       | OV <sub>DD</sub> | 7     |
| LAD10     | P24                            | Ю        | OV <sub>DD</sub> | 7     |
| LAD11     | R24                            | IO       | OV <sub>DD</sub> | 7     |
| LAD12     | T24                            | IO       | OV <sub>DD</sub> | 7     |
| LAD13     | U24                            | IO       | OV <sub>DD</sub> | 7     |
| LAD14     | U26                            | IO       | OV <sub>DD</sub> | 7     |
| LAD15     | V26                            | IO       | OV <sub>DD</sub> | 7     |
| LA16      | K25                            | 0        | OV <sub>DD</sub> | 7     |
| LA17      | L25                            | 0        | OV <sub>DD</sub> | 7     |
| LA18      | L26                            | 0        | OV <sub>DD</sub> | 7     |
| LA19      | L24                            | 0        | OV <sub>DD</sub> | 7     |
| LA20      | M26                            | 0        | OV <sub>DD</sub> | 7     |
| LA21      | M25                            | 0        | OV <sub>DD</sub> | 7     |
| LA22      | N26                            | 0        | OV <sub>DD</sub> | 7     |
| LA23      | AC24                           | 0        | OV <sub>DD</sub> | 7     |
| LA24      | AC25                           | 0        | OV <sub>DD</sub> | 7     |
| LA25      | AB23                           | 0        | OV <sub>DD</sub> | 7     |
| LCSO      | AB24                           | 0        | OV <sub>DD</sub> | 4     |

### Table 55. MPC8323E PBGA Pinout Listing (continued)



| Signal                | Package Pin Number | Pin Type | Power<br>Supply  | Notes |
|-----------------------|--------------------|----------|------------------|-------|
| PCI_AD20              | AB2                | IO       | OV <sub>DD</sub> | _     |
| PCI_AD21              | ¥4                 | IO       | OV <sub>DD</sub> | —     |
| PCI_AD22              | AC1                | IO       | OV <sub>DD</sub> | -     |
| PCI_AD23              | AA3                | IO       | OV <sub>DD</sub> | -     |
| PCI_AD24              | AA4                | IO       | OV <sub>DD</sub> | -     |
| PCI_AD25              | AD1                | IO       | OV <sub>DD</sub> | —     |
| PCI_AD26              | AD2                | IO       | OV <sub>DD</sub> | —     |
| PCI_AD27              | AB3                | IO       | OV <sub>DD</sub> | —     |
| PCI_AD28              | AB4                | IO       | OV <sub>DD</sub> | —     |
| PCI_AD29              | AE1                | IO       | OV <sub>DD</sub> | —     |
| PCI_AD30              | AC3                | IO       | OV <sub>DD</sub> | —     |
| PCI_AD31              | AC4                | IO       | OV <sub>DD</sub> | -     |
| PCI_C_BE0             | M4                 | IO       | OV <sub>DD</sub> | —     |
| PCI_C_BE1             | T4                 | IO       | OV <sub>DD</sub> | —     |
| PCI_C_BE2             | Y3                 | IO       | OV <sub>DD</sub> | —     |
| PCI_C_BE3             | AC2                | IO       | OV <sub>DD</sub> | —     |
| PCI_PAR               | U3                 | IO       | OV <sub>DD</sub> | —     |
| PCI_FRAME             | W1                 | IO       | OV <sub>DD</sub> | 5     |
| PCI_TRDY              | W4                 | IO       | OV <sub>DD</sub> | 5     |
| PCI_IRDY              | W2                 | IO       | OV <sub>DD</sub> | 5     |
| PCI_STOP              | V4                 | IO       | OV <sub>DD</sub> | 5     |
| PCI_DEVSEL            | W3                 | IO       | OV <sub>DD</sub> | 5     |
| PCI_IDSEL             | P2                 | I        | OV <sub>DD</sub> | —     |
| PCI_SERR              | U4                 | IO       | OV <sub>DD</sub> | 5     |
| PCI_PERR              | V3                 | IO       | OV <sub>DD</sub> | 5     |
| PCI_REQ0              | AD4                | IO       | OV <sub>DD</sub> | -     |
| PCI_REQ1/CPCI_HS_ES   | AE3                | I        | OV <sub>DD</sub> | -     |
| PCI_REQ2              | AF3                | I        | OV <sub>DD</sub> | -     |
| PCI_GNT0              | AD3                | IO       | OV <sub>DD</sub> | -     |
| PCI_GNT1/CPCI_HS_LED  | AE4                | 0        | OV <sub>DD</sub> | _     |
| PCI_GNT2/CPCI_HS_ENUM | AF4                | 0        | OV <sub>DD</sub> | —     |
| M66EN                 | L4                 | I        | OV <sub>DD</sub> | _     |

### Table 55. MPC8323E PBGA Pinout Listing (continued)



| Signal                                | Package Pin Number | Pin Type | Power<br>Supply  | Notes |
|---------------------------------------|--------------------|----------|------------------|-------|
| GPIO_PC10/UPC1_RxDATA[2]/SER5_RXD[2]  | B21                | IO       | OV <sub>DD</sub> | _     |
| GPIO_PC11/UPC1_RxDATA[3]/SER5_RXD[3]  | A20                | IO       | OV <sub>DD</sub> | _     |
| GPIO_PC12/UPC1_RxDATA[4]              | D19                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC13/UPC1_RxDATA[5]/LSRCID0      | C18                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC14/UPC1_RxDATA[6]/LSRCID1      | D18                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC15/UPC1_RxDATA[7]/LSRCID2      | A25                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC16/UPC1_TxADDR[0]              | C21                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC17/UPC1_TxADDR[1]/LSRCID3      | D22                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC18/UPC1_TxADDR[2]/LSRCID4      | C23                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC19/UPC1_TxADDR[3]/LDVAL        | D23                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC20/UPC1_RxADDR[0]              | C17                | IO       | OV <sub>DD</sub> | _     |
| GPIO_PC21/UPC1_RxADDR[1]              | D17                | IO       | OV <sub>DD</sub> | _     |
| GPIO_PC22/UPC1_RxADDR[2]              | C16                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC23/UPC1_RxADDR[3]              | D16                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC24/UPC1_RxSOC/SER5_CD          | A16                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC25/UPC1_RxCLAV                 | D20                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC26/UPC1_RxPRTY/CE_EXT_REQ2     | E23                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC27/UPC1_RxEN                   | B17                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC28/UPC1_TxSOC                  | B22                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC29/UPC1_TxCLAV/SER5_CTS        | A17                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC30/UPC1_TxPRTY                 | A22                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PC31/UPC1_TxEN/SER5_RTS          | C20                | IO       | OV <sub>DD</sub> | —     |
| GPIO_PD0/SPIMOSI                      | A2                 | IO       | OV <sub>DD</sub> | —     |
| GPIO_PD1/SPIMISO                      | B2                 | IO       | OV <sub>DD</sub> | —     |
| GPIO_PD2/SPICLK                       | B3                 | IO       | OV <sub>DD</sub> | —     |
| GPIO_PD3/SPISEL                       | A3                 | IO       | OV <sub>DD</sub> | —     |
| GPIO_PD4/SPI_MDIO/CE_MUX_MDIO         | A4                 | IO       | OV <sub>DD</sub> | _     |
| GPIO_PD5/SPI_MDC/CE_MUX_MDC           | B4                 | IO       | OV <sub>DD</sub> | _     |
| GPIO_PD6/CLK8/BRGO16/CE_EXT_REQ3      | F24                | IO       | OV <sub>DD</sub> | _     |
| GPIO_PD7/GTM1_TIN1/GTM2_TIN2/CLK5     | G24                | IO       | OV <sub>DD</sub> | _     |
| GPIO_PD8/GTM1_TGATE1/GTM2_TGATE2/CLK6 | H24                | IO       | OV <sub>DD</sub> | _     |
| GPIO_PD9/GTM1_TOUT1                   | D24                | IO       | OV <sub>DD</sub> | _     |

### Table 55. MPC8323E PBGA Pinout Listing (continued)



Package and Pin Listings

|                                     |  | ilicica)         |                  |       |
|-------------------------------------|--|------------------|------------------|-------|
| Signal                              | Package Pin Number   | Pin Type         | Power<br>Supply  | Notes |
| GPIO_PD10/GTM1_TIN2/GTM2_TIN1/CLK17 | J24  | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD11/GTM1_TGATE2/GTM2_TGATE1   | B25  | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD12/GTM1_TOUT2/GTM2_TOUT1     | C4   | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD13/GTM1_TIN3/GTM2_TIN4/BRGO8 | D4   | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD14/GTM1_TGATE3/GTM2_TGATE4   | D5   | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD15/GTM1_TOUT3                | A5   | IO               | OV <sub>DD</sub> |       |
| GPIO_PD16/GTM1_TIN4/GTM2_TIN3       | B5   | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD17/GTM1_TGATE4/GTM2_TGATE3   | C5   | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD18/GTM1_TOUT4/GTM2_TOUT3     | A6   | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD19/CE_RISC1_INT/CE_EXT_REQ4  | B6   | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD20/CLK18/BRGO6               | D21  | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD21/CLK16/BRGO5/UPC1_CLKO     | C19  | IO               | OV <sub>DD</sub> | —     |
| GPIO_PD22/CLK4/BRGO9/UCC2_CLKO      | A7   | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD23/CLK3/BRGO10/UCC3_CLKO     | B7   | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD24/CLK10/BRGO2/UCC4_CLKO     | A12  | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD25/CLK13/BRGO16/UCC5_CLKO    | B10  | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD26/CLK2/BRGO4/UCC1_CLKO      | E4   | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD27/CLK1/BRGO3                | F4   | IO               | OV <sub>DD</sub> | _     |
| GPIO_PD28/CLK19/BRGO11              | D15  | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD29/CLK15/BRGO8               | C6   | IO               | OV <sub>DD</sub> | _     |
| GPIO_PD30/CLK14                     | D6   | Ю                | OV <sub>DD</sub> | —     |
| GPIO_PD31/CLK7/BRGO15               | E24  | Ю                | OV <sub>DD</sub> | —     |
| Power                               | and Ground Supplies  |                  | I                | I     |
| GV <sub>DD</sub>                    | AA8, AA10, AA11, AA13,<br>AA14, AA16, AA17, AA19,<br>AA21, AB9, AB10, AB11,<br>AB12, AB14, AB18, AB20,<br>AB21, AC6, AC8, AC14, AC18   | GV <sub>DD</sub> |                  | _     |
| OV <sub>DD</sub>                    | E5, E6, E8, E9, E10, E12, E14,<br>E15, E16, E18, E19, E20, E22,<br>F5, F6, F8, F10, F14, F16, F19,<br>F22, G22, H5, H6, H21, J5,<br>J22, K21, K22, L5, L6, L22, M5,<br>M22, N5, N21, N22, P6, P22,<br>P23, R5, R23, T5, T21, T22,<br>U6, U22, V5, V22, W22, Y5,<br>AB5, AB6, AC5 | OV <sub>DD</sub> | _                | _     |

### Table 55. MPC8323E PBGA Pinout Listing (continued)

### MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4



Package and Pin Listings

| Signal          | Package Pin Number   | Pin Type        | Power<br>Supply | Notes |
|-----------------|--|-----------------|-----------------|-------|
| V <sub>DD</sub> | K10, K11, K12, K13, K14, K15,<br>K16, K17, L10, L17, M10, M17,<br>N10, N17, P10, P17, R10, R17,<br>T10, T17, U10, U11, U12, U13,<br>U14, U15, U16, U17   | V <sub>DD</sub> | _               | _     |
| V <sub>SS</sub> | B23, E7, E11, E13, E17, E21,<br>F11, F13, F17, F21, F23, G5,<br>H22, K5, K6, L11, L12, L13,<br>L14, L15, L16, L21, M11, M12,<br>M13, M14, M15, M16, N6, N11,<br>N12, N13, N14, N15, N16, P5,<br>P11, P12, P13, P14, P15, P16,<br>P21, R11, R12, R13, R14, R15,<br>R16, R22, T6, T11, T12, T13,<br>T14, T15, T16, U5, U21, V23,<br>W5, W6, W21, W23, W24, Y22,<br>AA5, AA6, AA22, AA25, AB7,<br>AB13, AB19, AB22, AC10,<br>AC12, AC16, AC20 | V <sub>SS</sub> | _               | _     |
|                 | No Connect   |                 |                 |       |
| NC              | C22  | _               | —               | —     |

#### Table 55. MPC8323E PBGA Pinout Listing (continued)

#### Notes:

1. This pin is an open drain signal. A weak pull-up resistor (1 k $\Omega$ ) should be placed on this pin to OV<sub>DD</sub>.

2. This pin is an open drain signal. A weak pull-up resistor (2–10 k $\Omega$ ) should be placed on this pin to OV<sub>DD</sub>.

3. This output is actively driven during reset rather than being three-stated during reset.

4. These JTAG and local bus pins have weak internal pull-up P-FETs that are always enabled.

5. This pin should have a weak pull up if the chip is in PCI host mode. Follow the PCI specification's recommendation.

6. This pin must always be tied to GND. 7. This pin has weak internal pull-down N-FET that is always enabled.8. Though this pin has weak internal pull-up yet it is recommended to apply an external pull-up.



(edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_B + (R_{\theta JB} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)

 $T_B$  = board temperature at the package perimeter (°C)

 $R_{\theta IB}$  = junction-to-board thermal resistance (°C/W) per JESD51-8

 $P_D$  = power dissipation in package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

## 23.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)

 $T_T$  = thermocouple temperature on top of package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

## 23.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

In some application environments, a heat sink is required to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$



NP

Each circuit should be placed as close as possible to the specific  $AV_{DD}$  pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of package, without the inductance of vias.

Figure 44 shows the PLL power supply filter circuit.




Figure 44. PLL Power Supply Filter Circuit

# 24.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the MPC8323E can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8323E system, and the MPC8323E itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ , and  $GV_{DD}$  pins of the MPC8323E. These decoupling capacitors should receive their power from separate  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1  $\mu$ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ ,  $OV_{DD}$ , and  $GV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330 µF (AVX TPS tantalum or Sanyo OSCON).

# 24.4 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to  $OV_{DD}$ , or  $GV_{DD}$  as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $GV_{DD}$ ,  $OV_{DD}$ , and GND pins of the MPC8323E.

# 24.5 Output Buffer DC Impedance

The MPC8323E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for  $I^2C$ ).

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 45). The