

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

E·XF

Product Status	Obsolete
Core Processor	PowerPC e300c2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	333MHz
Co-Processors/DSP	Communications; QUICC Engine, Security; SEC 2.2
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	· ·
Ethernet	10/100Mbps (3)
SATA	· ·
USB	USB 2.0 (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8321ezqafdc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### NOTE

The QUICC Engine block can also support a UTOPIA level 2 capable of supporting 31 multi-PHY (MPC8323E- and MPC8323-specific).

The MPC8323E security engine (SEC 2.2) allows CPU-intensive cryptographic operations to be offloaded from the main CPU core. The security-processing accelerator provides hardware acceleration for the DES, 3DES, AES, SHA-1, and MD-5 algorithms.

In summary, the MPC8323E family provides users with a highly integrated, fully programmable communications processor. This helps ensure that a low-cost system solution can be quickly developed and offers flexibility to accommodate new standards and evolving system requirements.

### 1.1 MPC8323E Features

Major features of the MPC8323E are as follows:

- High-performance, low-power, and cost-effective single-chip data-plane/control-plane solution for ATM or IP/Ethernet packet processing (or both).
- MPC8323E QUICC Engine block offers a future-proof solution for next generation designs by supporting programmable protocol termination and network interface termination to meet evolving protocol standards.
- Single platform architecture supports the convergence of IP packet networks and ATM networks.
- DDR1/DDR2 memory controller—one 32-bit interface at up to 266 MHz supporting both DDR1 and DDR2.
- An e300c2 core built on Power Architecture technology with 16-Kbyte instruction and data caches, and dual integer units.
- Peripheral interfaces such as 32-bit PCI (2.2) interface up to 66-MHz operation, 16-bit local bus interface up to 66-MHz operation, and USB 2.0 (full-/low-speed).
- Security engine provides acceleration for control and data plane security protocols.
- High degree of software compatibility with previous-generation PowerQUICC processor-based designs for backward compatibility and easier software migration.

### 1.1.1 Protocols

The protocols are as follows:

- ATM SAR up to 155 Mbps (OC-3) full duplex, with ATM traffic shaping (ATF TM4.1)
- Support for ATM AAL1 structured and unstructured circuit emulation service (CES 2.0)
- Support for IMA and ATM transmission convergence sub-layer
- ATM OAM handling features compatible with ITU-T I.610
- IP termination support for IPv4 and IPv6 packets including TOS, TTL, and header checksum processing
- Extensive support for ATM statistics and Ethernet RMON/MIB statistics
- Support for 64 channels of HDLC/transparent



## 1.1.2 Serial Interfaces

The MPC8323E serial interfaces are as follows:

- Support for one UL2 interface with 31 multi-PHY addresses (MPC8323E and MPC8323 only)
- Support for up to three 10/100 Mbps Ethernet interfaces using MII or RMII
- Support for up to four T1/E1/J1/E3 or DS-3 serial interfaces (TDM)
- Support for dual UART and SPI interfaces and a single I<sup>2</sup>C interface

# 1.2 QUICC Engine Block

The QUICC Engine block is a versatile communications complex that integrates several communications peripheral controllers. It provides on-chip system design for a variety of applications, particularly in communications and networking systems. The QUICC Engine block has the following features:

- One 32-bit RISC controller for flexible support of the communications peripherals
- Serial DMA channel for receive and transmit on all serial channels
- Five universal communication controllers (UCCs) supporting the following protocols and interfaces (not all of them simultaneously):
  - 10/100 Mbps Ethernet/IEEE 802.3® standard
  - IP support for IPv4 and IPv6 packets including TOS, TTL, and header checksum processing
  - ATM protocol through UTOPIA interface (note that the MPC8321 and MPC8321E do not support the UTOPIA interface)
  - HDLC /transparent up to 70-Mbps full-duplex
  - HDLC bus up to 10 Mbps
  - Asynchronous HDLC
  - UART
  - BISYNC up to 2 Mbps
  - QUICC multi-channel controller (QMC) for 64 TDM channels
- One UTOPIA interface (UPC1) supporting 31 multi-PHYs (MPC8323E- and MPC8323-specific)
- Two serial peripheral interfaces (SPI). SPI2 is dedicated to Ethernet PHY management.
- Four TDM interfaces
- Thirteen independent baud rate generators and 19 input clock pins for supplying clocks to UCC serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers

The UCCs are similar to the PowerQUICC II peripherals: SCC (BISYNC, UART, and HDLC bus) and FCC (fast Ethernet, HDLC, transparent, and ATM).



Electrical Characteristics

# 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8323E. The MPC8323E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

# 2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

## 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

		•			
Char	acteristic	Symbol	Max Value	Unit	Notes
Core supply voltage		V <sub>DD</sub>	-0.3 to 1.26	0.3 to 1.26 V	
PLL supply voltage		AV <sub>DDn</sub>	-0.3 to 1.26	V	—
DDR1 and DDR2 DRAM I/O vo	Itage	$GV_DD$	-0.3 to 2.75 -0.3 to 1.98	V	—
PCI, local bus, DUART, system of SPI, MII, RMII, MII managemen	control and power management, I <sup>2</sup> C, ht, and JTAG I/O voltage	$OV_{DD}$	-0.3 to 3.6	V	—
Input voltage	DDR1/DDR2 DRAM signals	MV <sub>IN</sub>	–0.3 to (GV <sub>DD</sub> + 0.3)	V	2
	DDR1/DDR2 DRAM reference	MV <sub>REF</sub>	–0.3 to (GV <sub>DD</sub> + 0.3)	V	2
	Local bus, DUART, CLKIN, system control and power management, I <sup>2</sup> C, SPI, and JTAG signals	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	3
	PCI	OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	5
Storage temperature range	·	T <sub>STG</sub>	-55 to 150	°C	—

### Table 1. Absolute Maximum Ratings<sup>1</sup>

Notes:

1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

 Caution: MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.

3. Caution: OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.








Figure 3. MPC8323E Power-Up Sequencing Example

# **3** Power Characteristics

The estimated typical power dissipation for this family of MPC8323E devices is shown in Table 5.

Table 5.	MPC8323E	Power	Dissipation
----------	----------	-------	-------------

CSB Frequency (MHz)	QUICC Engine Frequency (MHz)	Core Frequency (MHz)	Typical	Maximum	Unit	Notes
133	200	266	0.74	1.48	W	1, 2, 3
133	200	333	0.78	1.62	W	1, 2, 3

### Notes:

1. The values do not include I/O supply power (OV<sub>DD</sub> and  $GV_{DD}$ ) or AV<sub>DD</sub>. For I/O power values, see Table 6.

2. Typical power is based on a nominal voltage of V<sub>DD</sub> = 1.0 V, ambient temperature, and the core running a Dhrystone

benchmark application. The measurements were taken on the MPC8323MDS evaluation board using WC process silicon.

3. Maximum power is based on a voltage of  $V_{DD}$  = 1.07 V, WC process, a junction  $T_J$  = 110°C, and an artificial smoke test.

Table 6 shows the estimated typical I/O power dissipation for the device.

Table 6. Estimated Typical I/O Power Dissipation

Interface	Parameter	GV <sub>DD</sub> (1.8 V)	GV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	Unit	Comments
DDR I/O 65% utilization 2.5 V $R_s = 20 \Omega$ $R_t = 50 \Omega$ 1 pair of clocks	266 MHz, $1 \times 32$ bits	0.212	0.367	_	W	



CLKIN input current	$0 V \le V_{IN} \le OV_{DD}$	I <sub>IN</sub>	—	±5	μA
PCI_SYNC_IN input current	$\begin{array}{c} 0 \ V \leq V_{IN} \leq 0.5 \ V \ or \\ OV_{DD} - 0.5 \ V \leq V_{IN} \leq OV_{DD} \end{array}$	I <sub>IN</sub>	_	±5	μA
PCI_SYNC_IN input current	$0.5~V \leq V_{IN} \leq OV_{DD} - 0.5~V$	I <sub>IN</sub>	—	±50	μA

Table 7.	CLKIN DC	Electrical	Characteristics	(continued)
----------	----------	------------	-----------------	-------------

## 4.2 AC Electrical Characteristics

The primary clock source for the MPC8323E can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Table 8 provides the clock input (CLKIN/PCI\_CLK) AC timing specifications for the MPC8323E.

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
CLKIN/PCI_CLK frequency	f <sub>CLKIN</sub>	25	—	66.67	MHz	1
CLKIN/PCI_CLK cycle time	t <sub>CLKIN</sub>	15	_	_	ns	—
CLKIN rise and fall time	t <sub>KH</sub> , t <sub>KL</sub>	0.6	0.8	4	ns	2
PCI_CLK rise and fall time	t <sub>PCH</sub> , t <sub>PCL</sub>	0.6	0.8	1.2	ns	2
CLKIN/PCI_CLK duty cycle	t <sub>KHK</sub> /t <sub>CLKIN</sub>	40	_	60	%	3
CLKIN/PCI_CLK jitter	—	_	—	±150	ps	4, 5

**Table 8. CLKIN AC Timing Specifications** 

Notes:

1. **Caution:** The system, core, security, and QUICC Engine block must not exceed their respective maximum or minimum operating frequencies.

2. Rise and fall times for CLKIN/PCI\_CLK are measured at 0.4 and 2.7 V.

3. Timing is guaranteed by design and characterization.

4. This represents the total input jitter—short term and long term—and is guaranteed by design.

5. The CLKIN/PCI\_CLK driver's closed loop jitter bandwidth should be < 500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.

# 5 **RESET Initialization**

This section describes the AC electrical specifications for the reset initialization timing requirements of the MPC8323E. Table 9 provides the reset initialization AC timing specifications for the reset component(s).

Table 9. RESET	<b>Initialization</b>	Timing	<b>Specifications</b>
----------------	-----------------------	--------	-----------------------

Parameter/Condition	Min	Мах	Unit	Notes
Required assertion time of $\overline{\text{HRESET}}$ or $\overline{\text{SRESET}}$ (input) to activate reset flow	32	—	t <sub>PCI_SYNC_IN</sub>	1
Required assertion time of PORESET with stable clock applied to CLKIN when the MPC8323E is in PCI host mode	32	—	<sup>t</sup> CLKIN	2
Required assertion time of PORESET with stable clock applied to PCI_SYNC_IN when the MPC8323E is in PCI agent mode	32	—	t <sub>PCI_SYNC_IN</sub>	1



Parameter/Condition	Min	Max	Unit	Notes
HRESET/SRESET assertion (output)	512	—	t <sub>PCI_SYNC_IN</sub>	1
HRESET negation to SRESET negation (output)	16	—	t <sub>PCI_SYNC_IN</sub>	1
Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the MPC8323E is in PCI host mode	4	—	<sup>t</sup> CLKIN	2
Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:2] and CFG_CLKIN_DIV) with respect to negation of PORESET when the MPC8323E is in PCI agent mode	4	_	<sup>t</sup> PCI_SYNC_IN	1
Input hold time for POR config signals with respect to negation of HRESET	0	—	ns	
Time for the MPC8323E to turn off POR configuration signals with respect to the assertion of $\overrightarrow{\text{HRESET}}$	_	4	ns	3
Time for the MPC8323E to turn on POR configuration signals with respect to the negation of $\overrightarrow{\text{HRESET}}$	1	—	t <sub>PCI_SYNC_IN</sub>	1, 3

### Table 9. RESET Initialization Timing Specifications (continued)

### Notes:

1. t<sub>PCI\_SYNC\_IN</sub> is the clock period of the input clock applied to PCI\_SYNC\_IN. When the MPC8323E is In PCI host mode the primary clock is applied to the CLKIN input, and PCI\_SYNC\_IN period depends on the value of CFG\_CLKIN\_DIV. See the *MPC8323E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for more details.

 t<sub>CLKIN</sub> is the clock period of the input clock applied to CLKIN. It is only valid when the MPC8323E is in PCI host mode. See the MPC8323E PowerQUICC II Pro Integrated Communications Processor Reference Manual for more details.

3. POR configuration signals consists of CFG\_RESET\_SOURCE[0:2] and CFG\_CLKIN\_DIV.

### Table 10 provides the PLL lock times.

### Table 10. PLL Lock Times

Parameter/Condition	Min	Мах	Unit	Notes
PLL lock times		100	μs	—

## 5.1 Reset Signals DC Electrical Characteristics

Table 11 provides the DC electrical characteristics for the MPC8323E reset signals mentioned in Table 9.

Table 11. Reset Signals DC Electrical Characteristics

Characteristic	Symbol	Condition	Condition Min		Unit	Notes
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -6.0 mA	2.4	_	V	1
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6.0 mA	—	0.5	V	1
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	—	0.4	V	1
Input high voltage	V <sub>IH</sub>	_	2.0	OV <sub>DD</sub> + 0.3	V	1
Input low voltage	V <sub>IL</sub>	_	-0.3	0.8	V	—



**Ethernet and MII Management** 

(management data clock). The MII and RMII are defined for 3.3 V. The electrical characteristics for MDIO and MDC are specified in Section 8.3, "Ethernet Management Interface Electrical Characteristics."

## 8.1.1 DC Electrical Characteristics

All MII and RMII drivers and receivers comply with the DC parametric attributes specified in Table 22.

Parameter	Symbol	Conditions		Min	Мах	Unit
Supply voltage 3.3 V	OV <sub>DD</sub>	—		2.97	3.63	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0 mA	OV <sub>DD</sub> = Min	2.40	OV <sub>DD</sub> + 0.3	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4.0 mA	OV <sub>DD</sub> = Min	GND	0.50	V
Input high voltage	V <sub>IH</sub>	—	—	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	—	-0.3	0.90	V
Input current	I <sub>IN</sub>	0 V ≤ V <sub>IN</sub>	$V \le ON^{DD}$	—	±5	μA

Table 22. MII and RMII DC Electrical Characteristics

# 8.2 MII and RMII AC Timing Specifications

The AC timing specifications for MII and RMII are presented in this section.

## 8.2.1 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

### 8.2.1.1 MII Transmit AC Timing Specifications

Table 23 provides the MII transmit AC timing specifications.

### Table 23. MII Transmit AC Timing Specifications

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Max	Unit
TX_CLK clock period 10 Mbps	t <sub>MTX</sub>	_	400	_	ns
TX_CLK clock period 100 Mbps	t <sub>MTX</sub>	_	40	_	ns
TX_CLK duty cycle	t <sub>MTXH</sub> /t <sub>MTX</sub>	35	_	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t <sub>MTKHDX</sub>	1	5	15	ns
TX_CLK data clock rise time	t <sub>MTXR</sub>	1.0	—	4.0	ns



#### **Ethernet and MII Management**

#### Table 24. MII Receive AC Timing Specifications (continued)

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V  $\pm$  10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Мах	Unit
RX_CLK clock fall time	t <sub>MRXF</sub>	1.0	_	4.0	ns

Note:

1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MRDVKH</sub> symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKL</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>MRX</sub> represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

Figure 8 provides the AC test load.




Figure 8. AC Test Load

Figure 9 shows the MII receive AC timing diagram.




Figure 9. MII Receive AC Timing Diagram

### 8.2.2 RMII AC Timing Specifications

This section describes the RMII transmit and receive AC timing specifications.



Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT2</sub>	3	_	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT3</sub>	2.5	_	ns	7
Local bus clock (LCLK <i>n</i> ) to output valid	t <sub>LBKHOV</sub>	—	3	ns	3
Local bus clock (LCLKn) to output high impedance for LAD/LDP	t <sub>LBKHOZ</sub>	—	4	ns	8
Local bus clock (LCLK <i>n</i> ) duty cycle	t <sub>LBDC</sub>	47	53	%	_
Local bus clock (LCLKn) jitter specification	t <sub>LBRJ</sub>	—	400	ps	_
Delay between the input clock (PCI_SYNC_IN) of local bus output clock (LCLK <i>n</i> )	t <sub>lbcdl</sub>	—	1.7	ns	

#### Table 30. Local Bus General Timing Parameters (continued)

#### Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1).

2. All timings are in reference to falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or rising edge of LCLK0 (for all other inputs).

All signals are measured from OV<sub>DD</sub>/2 of the rising/falling edge of LCLK0 to 0.4 × OV<sub>DD</sub> of the signal in question for 3.3-V signaling levels.

4. Input timings are measured at the pin.

5. t<sub>LBOTOT1</sub> should be used when RCWH[LALE] is not set and the load on LALE output pin is at least 10 pF less than the load on LAD output pins.

6. t<sub>LBOTOT2</sub> should be used when RCWH[LALE] is set and the load on LALE output pin is at least 10 pF less than the load on LAD output pins.

7. t<sub>LBOTOT3</sub> should be used when RCWH[LALE] is set and the load on LALE output pin equals to the load on LAD output pins.

8. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

Figure 14 provides the AC test load for the local bus.




Figure 14. Local Bus C Test Load



# 11 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8323E.

# 11.1 I<sup>2</sup>C DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the I<sup>2</sup>C interface of the MPC8323E.

### Table 33. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V  $\pm$  10%.

Parameter	Symbol	Min	Мах	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7 \times OV_{DD}$	OV <sub>DD</sub> + 0.3	V	—
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3\times\text{OV}_{\text{DD}}$	V	—
Low level output voltage	V <sub>OL</sub>	0	0.4	V	1
Output fall time from $V_{IH}$ (min) to $V_{IL}$ (max) with a bus capacitance from 10 to 400 pF	<sup>t</sup> I2KLKV	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>I2KHKL</sub>	0	50	ns	3
Capacitance for each I/O pin	Cl	—	10	pF	—
Input current (0 V $\leq$ V <sub>IN</sub> $\leq$ OV <sub>DD</sub> )	I <sub>IN</sub>	—	±5	μA	4

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2.  $C_B$  = capacitance of one bus line in pF.

3. Refer to the MPC8323E PowerQUICC II Pro Integrated Communications Processor Reference Manual for information on the digital filter used.

4. I/O pins obstructs the SDA and SCL lines if  $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$  is switched off.

# 11.2 I<sup>2</sup>C AC Electrical Specifications

Table 34 provides the AC timing parameters for the  $I^2C$  interface of the MPC8323E.


### Table 34. I<sup>2</sup>C AC Electrical Specifications

All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 33).

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock		1.3	_	μs
High period of the SCL clock		0.6	—	μs
Setup time for a repeated START condition		0.6	—	μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)		0.6	—	μs
Data setup time	t <sub>i2DVKH</sub>	100	—	ns
Data hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>i2DXKL</sub>	$\overline{0^2}$	 0.9 <sup>3</sup>	μs



Figure 28 provides the AC test load for the timers.



# 14 GPIO

This section describes the DC and AC electrical specifications for the GPIO of the MPC8323E.

## 14.1 GPIO DC Electrical Characteristics

Table 11 provides the DC electrical characteristics for the MPC8323E GPIO.

Characteristic	Symbol	Condition	Min	Мах	Unit	Notes
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -6.0 mA	2.4	_	V	1
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6.0 mA	—	0.5	V	1
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	—	0.4	V	1
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V	1
Input low voltage	V <sub>IL</sub>	_	-0.3	0.8	V	_
Input current	I <sub>IN</sub>	$0 \ V \leq V_{IN} \leq OV_{DD}$	—	±5	μA	

### Table 40. GPIO DC Electrical Characteristics

### Note:

1. This specification applies when operating from 3.3-V supply.

# 14.2 GPIO AC Timing Specifications

Table 41 provides the GPIO input and output AC timing specifications.

### Table 41. GPIO Input AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
GPIO inputs-minimum pulse width	t <sub>PIWID</sub>	20	ns


### Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by any external synchronous logic. GPIO inputs are required to be valid for at least t<sub>PIWID</sub> ns to ensure proper operation.



Figure 29 provides the AC test load for the GPIO.



# 15 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins of the MPC8323E.

## **15.1 IPIC DC Electrical Characteristics**

Table 42 provides the DC electrical characteristics for the external interrupt pins of the MPC8323E.

Characteristic	Symbol	Condition	Min	Мах	Unit
Input high voltage	V <sub>IH</sub>	_	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	_	-0.3	0.8	V
Input current	I <sub>IN</sub>	_	—	±5	μA
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6.0 mA	—	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	—	0.4	V

Table 42. IPIC DC Electrical Characteristics<sup>1,2</sup>

#### Notes:

1. This table applies for pins IRQ[0:7], IRQ\_OUT, MCP\_OUT, and CE ports Interrupts.

2. IRQ\_OUT and MCP\_OUT are open drain pins, thus V<sub>OH</sub> is not relevant for those pins.

# 15.2 IPIC AC Timing Specifications

Table 43 provides the IPIC input and output AC timing specifications.

### Table 43. IPIC Input AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
IPIC inputs-minimum pulse width	t <sub>PIWID</sub>	20	ns

### Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by any
external synchronous logic. IPIC inputs are required to be valid for at least t<sub>PIWID</sub> ns to ensure proper operation when working
in edge triggered mode.



# **18 UTOPIA**

This section describes the UTOPIA DC and AC electrical specifications of the MPC8323E.

NOTE

The MPC8321E and MPC8321 do not support UTOPIA.

## **18.1 UTOPIA DC Electrical Characteristics**

Table 48 provides the DC electrical characteristics for the MPC8323E UTOPIA.

#### Table 48. UTOPIA DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	_	0.5	V
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V
Input current	I <sub>IN</sub>	$0 V \le V_{IN} \le OV_{DD}$	_	±5	μA

## **18.2 UTOPIA AC Timing Specifications**

Table 49 provides the UTOPIA input and output AC timing specifications.

Table 49. UTOPIA AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
UTOPIA outputs—Internal clock delay	t <sub>UIKHOV</sub>	0	5.5	ns
UTOPIA outputs—External clock delay	t <sub>UEKHOV</sub>	1	8	ns
UTOPIA outputs—Internal clock high impedance	t <sub>UIKHOX</sub>	0	5.5	ns
UTOPIA outputs—External clock high impedance	t <sub>UEKHOX</sub>	1	8	ns
UTOPIA inputs—Internal clock input setup time	t <sub>UIIVKH</sub>	8	_	ns
UTOPIA inputs—External clock input setup time	t <sub>UEIVKH</sub>	4	_	ns
UTOPIA inputs—Internal clock input hold time	t <sub>UIIXKH</sub>	0	_	ns
UTOPIA inputs—External clock input hold time	t <sub>UEIXKH</sub>	1	_	ns

### Notes:

1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

2. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t<sub>UIKHOX</sub> symbolizes the UTOPIA outputs internal timing (UI) for the time t<sub>UTOPIA</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).</sub></sub>

#### HDLC, BISYNC, Transparent, and Synchronous UART

### Table 51. HDLC, BISYNC, and Transparent UART AC Timing Specifications<sup>1</sup> (continued)

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
Inputs—External clock input hold time	t <sub>HEIXKH</sub>	1	_	ns

Notes:

1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

2. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>HIKHOX</sub> symbolizes the outputs internal timing (HI) for the time t<sub>serial</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).</sub>

### Table 52. Synchronous UART AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Мах	Unit
Outputs—Internal clock delay	t <sub>UAIKHOV</sub>	0	5.5	ns
Outputs—External clock delay	t <sub>UAEKHOV</sub>	1	10	ns
Outputs—Internal clock high impedance	t <sub>UAIKHOX</sub>	0	5.5	ns
Outputs—External clock high impedance	t <sub>UAEKHOX</sub>	1	8	ns
Inputs—Internal clock input setup time	t <sub>UAIIVKH</sub>	6	—	ns
Inputs—External clock input setup time	t <sub>UAEIVKH</sub>	4	—	ns
Inputs—Internal clock input hold time	t <sub>UAIIXKH</sub>	0	—	ns
Inputs—External clock input hold time	t <sub>UAEIXKH</sub>	1	—	ns

#### Notes:

- 1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>UAIKHOX</sub> symbolizes the outputs internal timing (UAI) for the time t<sub>serial</sub> memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
  </sub>

Figure 38 provides the AC test load.




Figure 38. AC Test Load

Figure 39 and Figure 40 represent the AC timing from Table 51. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.



Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MEMC_MDQ29	AD20	IO	GV <sub>DD</sub>	_
MEMC_MDQ30	AF23	IO	GV <sub>DD</sub>	—
MEMC_MDQ31	AD22	IO	GV <sub>DD</sub>	—
MEMC_MDM0	AC9	0	GV <sub>DD</sub>	_
MEMC_MDM1	AD5	0	GV <sub>DD</sub>	_
MEMC_MDM2	AE20	0	GV <sub>DD</sub>	—
MEMC_MDM3	AE22	0	GV <sub>DD</sub>	—
MEMC_MDQS0	AE8	IO	GV <sub>DD</sub>	—
MEMC_MDQS1	AE5	IO	GV <sub>DD</sub>	—
MEMC_MDQS2	AC19	IO	GV <sub>DD</sub>	—
MEMC_MDQS3	AE23	IO	GV <sub>DD</sub>	—
MEMC_MBA0	AD16	0	GV <sub>DD</sub>	—
MEMC_MBA1	AD17	0	GV <sub>DD</sub>	—
MEMC_MBA2	AE17	0	GV <sub>DD</sub>	—
MEMC_MA0	AD12	0	GV <sub>DD</sub>	—
MEMC_MA1	AE12	0	GV <sub>DD</sub>	—
MEMC_MA2	AF12	0	GV <sub>DD</sub>	—
MEMC_MA3	AC13	0	GV <sub>DD</sub>	—
MEMC_MA4	AD13	0	GV <sub>DD</sub>	—
MEMC_MA5	AE13	0	GV <sub>DD</sub>	—
MEMC_MA6	AF13	0	GV <sub>DD</sub>	—
MEMC_MA7	AC15	0	GV <sub>DD</sub>	—
MEMC_MA8	AD15	0	GV <sub>DD</sub>	—
MEMC_MA9	AE15	0	GV <sub>DD</sub>	—
MEMC_MA10	AF15	0	GV <sub>DD</sub>	—
MEMC_MA11	AE16	0	GV <sub>DD</sub>	—
MEMC_MA12	AF16	0	GV <sub>DD</sub>	—
MEMC_MA13	AB16	0	GV <sub>DD</sub>	—
MEMC_MWE	AC17	0	GV <sub>DD</sub>	—
MEMC_MRAS	AE11	0	GV <sub>DD</sub>	—
MEMC_MCAS	AD11	0	GV <sub>DD</sub>	—
MEMC_MCS	AC11	0	GV <sub>DD</sub>	—

### Table 55. MPC8323E PBGA Pinout Listing (continued)



Signal	Package Pin Number	Pin Type	Power Supply	Notes
MEMC_MCKE	AD14	0	GV <sub>DD</sub>	3
MEMC_MCK	AF14	0	GV <sub>DD</sub>	—
MEMC_MCK	AE14	0	GV <sub>DD</sub>	—
MEMC_MODT	AF11	0	GV <sub>DD</sub>	—
	Local Bus Controller Interface			
LAD0	N25	IO	OV <sub>DD</sub>	7
LAD1	P26	IO	OV <sub>DD</sub>	7
LAD2	P25	IO	OV <sub>DD</sub>	7
LAD3	R26	IO	OV <sub>DD</sub>	7
LAD4	R25	IO	OV <sub>DD</sub>	7
LAD5	T26	IO	OV <sub>DD</sub>	7
LAD6	T25	IO	OV <sub>DD</sub>	7
LAD7	U25	IO	OV <sub>DD</sub>	7
LAD8	M24	IO	OV <sub>DD</sub>	7
LAD9	N24	IO	OV <sub>DD</sub>	7
LAD10	P24	IO	OV <sub>DD</sub>	7
LAD11	R24	IO	OV <sub>DD</sub>	7
LAD12	T24	IO	OV <sub>DD</sub>	7
LAD13	U24	IO	OV <sub>DD</sub>	7
LAD14	U26	IO	OV <sub>DD</sub>	7
LAD15	V26	IO	OV <sub>DD</sub>	7
LA16	K25	0	OV <sub>DD</sub>	7
LA17	L25	0	OV <sub>DD</sub>	7
LA18	L26	0	OV <sub>DD</sub>	7
LA19	L24	0	OV <sub>DD</sub>	7
LA20	M26	0	OV <sub>DD</sub>	7
LA21	M25	0	OV <sub>DD</sub>	7
LA22	N26	0	OV <sub>DD</sub>	7
LA23	AC24	0	OV <sub>DD</sub>	7
LA24	AC25	0	OV <sub>DD</sub>	7
LA25	AB23	0	OV <sub>DD</sub>	7
LCSO	AB24	0	OV <sub>DD</sub>	4

### Table 55. MPC8323E PBGA Pinout Listing (continued)



Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LCS1	AB25	0	OV <sub>DD</sub>	4
LCS2	AA23	0	OV <sub>DD</sub>	4
LCS3	AA24	0	OV <sub>DD</sub>	4
<u>LWE0</u>	Y23	0	OV <sub>DD</sub>	4
LWE1	W25	0	OV <sub>DD</sub>	4
LBCTL	V25	0	OV <sub>DD</sub>	4
LALE	V24	0	OV <sub>DD</sub>	7
CFG_RESET_SOURCE[0]/LSDA10/LGPL0	L23	IO	OV <sub>DD</sub>	-
CFG_RESET_SOURCE[1]/LSDWE/LGPL1	K23	IO	OV <sub>DD</sub>	-
LSDRAS/LGPL2/LOE	J23	0	OV <sub>DD</sub>	4
CFG_RESET_SOURCE[2]/LSDCAS/LGPL3	H23	IO	OV <sub>DD</sub>	-
LGPL4/LGTA/LUPWAIT/LPBSE	G23	IO	OV <sub>DD</sub>	4, 8
LGPL5	AC22	0	OV <sub>DD</sub>	4
LCLK0	Y24	0	OV <sub>DD</sub>	7
LCLK1	Y25	0	OV <sub>DD</sub>	7
	DUART	1	1	<u>.</u>
UART_SOUT1/MSRCID0 (DDR ID)/LSRCID0	G1	IO	OV <sub>DD</sub>	—
UART_SIN1/MSRCID1 (DDR ID)/LSRCID1	G2	IO	OV <sub>DD</sub>	—
UART_CTS1/MSRCID2 (DDR ID)/LSRCID2	H3	IO	OV <sub>DD</sub>	—
UART_RTS1/MSRCID3 (DDR ID)/LSRCID3	КЗ	IO	OV <sub>DD</sub>	—
UART_SOUT2/MSRCID4 (DDR ID)/LSRCID4	H2	IO	OV <sub>DD</sub>	—
UART_SIN2/MDVAL (DDR ID)/LDVAL	H1	IO	OV <sub>DD</sub>	—
UART_CTS2	J3	IO	OV <sub>DD</sub>	—
UART_RTS2	K4	IO	OV <sub>DD</sub>	—
	I <sup>2</sup> C interface	-	•	<u>.</u>
IIC_SDA/CKSTOP_OUT	AE24	IO	OV <sub>DD</sub>	2
IIC_SCL/CKSTOP_IN	AF24	IO	OV <sub>DD</sub>	2
Program	mable Interrupt Controller			<u></u>
MCP_OUT	AD25	0	OV <sub>DD</sub>	—
IRQ0/MCP_IN	AD26	I	OV <sub>DD</sub>	-
ĪRQ1	K1	IO	OV <sub>DD</sub>	-
ĪRQ2	K2	I	OV <sub>DD</sub>	<u> </u>
			i	

### Table 55. MPC8323E PBGA Pinout Listing (continued)



Signal	Package Pin Number	Pin Type	Power Supply	Notes
GPIO_PA26/Enet2_RX_ER/SER2_CD/TDMB_REQ/ LA10 (LBIU)	E26	IO	OV <sub>DD</sub>	-
GPIO_PA27/Enet2_TX_ER/TDMB_CLKO/LA11 (LBIU)	F25	IO	OV <sub>DD</sub>	_
GPIO_PA28/Enet2_RX_DV/SER2_CTS/ TDMB_RSYNC/LA12 (LBIU)	E25	IO	OV <sub>DD</sub>	—
GPIO_PA29/Enet2_COL/RXD[4]/SER2_RXD[4]/ TDMB_STROBE/LA13 (LBIU)	J25	IO	OV <sub>DD</sub>	—
GPIO_PA30/Enet2_TX_EN/SER2_RTS/ TDMB_TSYNC/LA14 (LBIU)	F26	IO	OV <sub>DD</sub>	—
GPIO_PA31/Enet2_CRS/SDET LA15 (LBIU)	J26	IO	OV <sub>DD</sub>	—
GPIO_PB0/Enet3_TXD[0]/SER3_TXD[0]/ TDMC_TXD[0]	A13	IO	OV <sub>DD</sub>	—
GPIO_PB1/Enet3_TXD[1]/SER3_TXD[1]/ TDMC_TXD[1]	B13	IO	OV <sub>DD</sub>	—
GPIO_PB2/Enet3_TXD[2]/SER3_TXD[2]/ TDMC_TXD[2]	A14	IO	OV <sub>DD</sub>	—
GPIO_PB3/Enet3_TXD[3]/SER3_TXD[3]/ TDMC_TXD[3]	B14	IO	OV <sub>DD</sub>	—
GPIO_PB4/Enet3_RXD[0]/SER3_RXD[0]/ TDMC_RXD[0]	B8	IO	OV <sub>DD</sub>	—
GPIO_PB5/Enet3_RXD[1]/SER3_RXD[1]/ TDMC_RXD[1]	A8	IO	OV <sub>DD</sub>	—
GPIO_PB6/Enet3_RXD[2]/SER3_RXD[2]/ TDMC_RXD[2]	A9	IO	OV <sub>DD</sub>	—
GPIO_PB7/Enet3_RXD[3]/SER3_RXD[3]/ TDMC_RXD[3]	В9	IO	OV <sub>DD</sub>	—
GPIO_PB8/Enet3_RX_ER/SER3_CD/TDMC_REQ	A11	IO	OV <sub>DD</sub>	—
GPIO_PB9/Enet3_TX_ER/TDMC_CLKO	B11	IO	OV <sub>DD</sub>	—
GPIO_PB10/Enet3_RX_DV/SER3_CTS/ TDMC_RSYNC	A10	IO	OV <sub>DD</sub>	—
GPIO_PB11/Enet3_COL/RXD[4]/SER3_RXD[4]/ TDMC_STROBE	A15	IO	OV <sub>DD</sub>	—
GPIO_PB12/Enet3_TX_EN/SER3_RTS/ TDMC_TSYNC	B12	IO	OV <sub>DD</sub>	—
GPIO_PB13/Enet3_CRS/SDET	B15	IO	OV <sub>DD</sub>	—
GPIO_PB14/CLK12	D9	IO	OV <sub>DD</sub>	—
GPIO_PB15 UPC1_TxADDR[4]	D14	IO	OV <sub>DD</sub>	_
GPIO_PB16 UPC1_RxADDR[4]	B16	IO	OV <sub>DD</sub>	_

### Table 55. MPC8323E PBGA Pinout Listing (continued)





## 22.5 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb\_clk*) and the e300 core clock (*core\_clk*). Table 60 shows the encodings for RCWL[COREPLL]. COREPLL values not listed in Table 60 should be considered reserved.

RCWL[COREPLL]				VCO Divider
0-1	2-5	6	<i>core_clk</i> : <i>csb_clk</i> Ratio	VCO Divider
nn	0000	n	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)	PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly)
00	0001	0	1:1	÷2
01	0001	0	1:1	÷4
10	0001	0	1:1	÷8
11	0001	0	1:1	÷8
00	0001	1	1.5:1	÷2
01	0001	1	1.5:1	÷4
10	0001	1	1.5:1	÷8
11	0001	1	1.5:1	÷8
00	0010	0	2:1	÷2
01	0010	0	2:1	÷4
10	0010	0	2:1	÷8
11	0010	0	2:1	÷8
00	0010	1	2.5:1	÷2
01	0010	1	2.5:1	÷4
10	0010	1	2.5:1	÷8
11	0010	1	2.5:1	÷8
00	0011	0	3:1	÷2
01	0011	0	3:1	÷4
10	0011	0	3:1	÷8
11	0011	0	3:1	÷8

Table 60. e300 Core PLL Configuration

### NOTE

Core VCO frequency = core frequency  $\times$  VCO divider


VCO divider (RCWL[COREPLL[0:1]]) must be set properly so that the core VCO frequency is in the range of 500–800 MHz.



Document Revision History

## 25.2 Part Marking

Parts are marked as in the example shown in Figure 46.



ATWLYYWW is the traceability code. CCCCC is the country code. MMMMM is the mask number. YWWLAZ is the assembly traceability code.

Figure 46. Freescale Part Marking for PBGA Devices

# 26 Document Revision History

Table 67 provides a revision history for this hardware specification.

### Table 67. Document Revision History

Rev. No.	Date	Substantive Change(s)
4	09/2010	<ul> <li>Replaced all instances of "LCCR" with "LCRR" throughout.</li> <li>Added footnotes 3 and 4 in Table 2, "Recommended Operating Conditions<sup>3</sup>."</li> <li>Modified Section 8.1.1, "DC Electrical Characteristics."</li> <li>Modified Table 23, "MII Transmit AC Timing Specifications."</li> <li>Modified Table 24, "MII Receive AC Timing Specifications."</li> <li>Added footnote 7 and 8, and modified some signal names in Table 55, "MPC8323E PBGA Pinout Listing."</li> </ul>
3	12/2009	<ul> <li>Removed references for note 4 from Table 1.</li> <li>Added Figure 2 in Section 2.1.2, "Power Supply Voltage Specification.</li> <li>Added symbol T<sub>A</sub> in Table 2.</li> <li>Added footnote 2 in Table 2.</li> <li>Added a note in Section 4, "Clock Input Timing for rise/fall time of QE input pins.</li> <li>Modified CLKIN, PCI_CLK rise/fall time parameters in Table 8. Modified min value of t<sub>MCK</sub> in Table 19.</li> <li>Modified Figure 43.</li> <li>Modified formula for ce_clk calculation in Section 22.3, "System Clock Domains.</li> <li>Added a note in Section 22.4, "System PLL Configuration.</li> <li>Removed the signal ECID_TMODE_IN from Table 55.</li> <li>Removed all references of RST signals from Table 55.</li> </ul>