

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300c2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	Communications; QUICC Engine
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8323civraddc">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8323civraddc</a>

## 1.3 Security Engine

The security engine is optimized to handle all the algorithms associated with IPSec, IEEE 802.11i™ standard, and iSCSI. The security engine contains one crypto-channel, a controller, and a set of crypto execution units (EUs). The execution units are:

- Data encryption standard execution unit (DEU), supporting DES and 3DES
- Advanced encryption standard unit (AESU), supporting AES
- Message digest execution unit (MDEU), supporting MD5, SHA1, SHA-256, and HMAC with any algorithm
- One crypto-channel supporting multi-command descriptor chains

## 1.4 DDR Memory Controller

The MPC8323E DDR1/DDR2 memory controller includes the following features:

- Single 32-bit interface supporting both DDR1 and DDR2 SDRAM
- Support for up to 266-MHz data rate
- Support for two  $\times 16$  devices
- Support for up to 16 simultaneous open pages
- Supports auto refresh
- On-the-fly power management using CKE
- 1.8-/2.5-V SSTL2 compatible I/O
- Support for 1 chip select only
- FCRAM, ECC, hardware/software calibration, bit deskew, QIN stage, or atomic logic are not supported.

## 1.5 PCI Controller

The MPC8323E PCI controller includes the following features:

- *PCI Specification Revision 2.3* compatible
- Single 32-bit data PCI interface operates up to 66 MHz
- PCI 3.3-V compatible (not 5-V compatible)
- Support for host and agent modes
- On-chip arbitration, supporting three external masters on PCI
- Selectable hardware-enforced coherency

## 1.6 Programmable Interrupt Controller (PIC)

The programmable interrupt controller (PIC) implements the necessary functions to provide a flexible solution for general-purpose interrupt control. The PIC programming model is compatible with the MPC8260 interrupt controller, and it supports 8 external and 35 internal discrete interrupt sources. Interrupts can also be redirected to an external interrupt controller.

## 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8323E. The MPC8323E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

### 2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

#### 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

Table 1. Absolute Maximum Ratings<sup>1</sup>

Characteristic		Symbol	Max Value	Unit	Notes
Core supply voltage		$V_{DD}$	-0.3 to 1.26	V	—
PLL supply voltage		$AV_{DDn}$	-0.3 to 1.26	V	—
DDR1 and DDR2 DRAM I/O voltage		$GV_{DD}$	-0.3 to 2.75 -0.3 to 1.98	V	—
PCI, local bus, DUART, system control and power management, I <sup>2</sup> C, SPI, MII, RMII, MII management, and JTAG I/O voltage		$OV_{DD}$	-0.3 to 3.6	V	—
Input voltage	DDR1/DDR2 DRAM signals	$MV_{IN}$	-0.3 to ( $GV_{DD} + 0.3$ )	V	2
	DDR1/DDR2 DRAM reference	$MV_{REF}$	-0.3 to ( $GV_{DD} + 0.3$ )	V	2
	Local bus, DUART, CLKIN, system control and power management, I <sup>2</sup> C, SPI, and JTAG signals	$OV_{IN}$	-0.3 to ( $OV_{DD} + 0.3$ )	V	3
	PCI	$OV_{IN}$	-0.3 to ( $OV_{DD} + 0.3$ )	V	5
Storage temperature range		$T_{STG}$	-55 to 150	°C	—

**Notes:**

- Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- Caution:**  $MV_{IN}$  must not exceed  $GV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- Caution:**  $OV_{IN}$  must not exceed  $OV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.

## 2.1.2 Power Supply Voltage Specification

Table 2 provides the recommended operating conditions for the MPC8323E. Note that these values are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.


**Table 2. Recommended Operating Conditions<sup>3</sup>**

Characteristic	Symbol	Recommended Value	Unit	Notes
Core supply voltage	$V_{DD}$	1.0 V $\pm$ 50 mV	V	1
PLL supply voltage	$AV_{DD}$	1.0 V $\pm$ 50 mV	V	1
DDR1 and DDR2 DRAM I/O voltage	$GV_{DD}$	2.5 V $\pm$ 125 mV 1.8 V $\pm$ 90 mV	V	1
PCI, local bus, DUART, system control and power management, I <sup>2</sup> C, SPI, and JTAG I/O voltage	$OV_{DD}$	3.3 V $\pm$ 300 mV	V	1
Junction temperature	$T_A/T_J$	0 to 105	°C	2

**Note:**

- $GV_{DD}$ ,  $OV_{DD}$ ,  $AV_{DD}$ , and  $V_{DD}$  must track each other and must vary in the same direction—either in the positive or negative direction.
- Minimum temperature is specified with  $T_A$ ; maximum temperature is specified with  $T_J$ .
- All IO pins should be interfaced with peripherals operating at same voltage level.
- This voltage is the input to the filter discussed in Section 24.2, “PLL Power Supply Filtering” and not necessarily the voltage at the  $AV_{DD}$  pin, which may be reduced due to voltage drop across the filter.

Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8323E



**Figure 2. Overshoot/Undershoot Voltage for  $GV_{DD}/OV_{DD}$**

**Table 6. Estimated Typical I/O Power Dissipation (continued)**

Local bus I/O load = 25 pF 1 pair of clocks	66 MHz, 32 bits	—	—	0.12	W	—
PCI I/O load = 30 pF	66 MHz, 32 bits	—	—	0.057	W	—
QUICC Engine block and other I/Os	UTOPIA 8-bit 31 PHYs	—	—	0.041	W	Multiply by number of interfaces used.
	TDM serial	—	—	0.001	W	
	TDM nibble	—	—	0.004	W	
	HDLC/TRAN serial	—	—	0.003	W	
	HDLC/TRAN nibble	—	—	0.025	W	
	DUART	—	—	0.017	W	
	MIIs	—	—	0.009	W	
	RMII	—	—	0.009	W	
	Ethernet management	—	—	0.002	W	
	USB	—	—	0.001	W	
	SPI	—	—	0.001	W	
	Timer output	—	—	0.002	W	

**NOTE**

$AV_{DDn}$  (1.0 V) is estimated to consume 0.05 W (under normal operating conditions and ambient temperature).

## 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8323E.

**NOTE**

The rise/fall time on QUICC Engine input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of VCC; fall time refers to transitions from 90% to 10% of VCC.

### 4.1 DC Electrical Characteristics

Table 7 provides the clock input (CLKIN/PCI\_SYNC\_IN) DC timing specifications for the MPC8323E.

**Table 7. CLKIN DC Electrical Characteristics**

Parameter	Condition	Symbol	Min	Max	Unit
Input high voltage	—	$V_{IH}$	2.7	$OV_{DD} + 0.3$	V
Input low voltage	—	$V_{IL}$	-0.3	0.4	V

**Table 7. CLKIN DC Electrical Characteristics (continued)**

CLKIN input current	$0\text{ V} \leq V_{IN} \leq OV_{DD}$	$I_{IN}$	—	$\pm 5$	$\mu\text{A}$
PCI_SYNC_IN input current	$0\text{ V} \leq V_{IN} \leq 0.5\text{ V}$ or $OV_{DD} - 0.5\text{ V} \leq V_{IN} \leq OV_{DD}$	$I_{IN}$	—	$\pm 5$	$\mu\text{A}$
PCI_SYNC_IN input current	$0.5\text{ V} \leq V_{IN} \leq OV_{DD} - 0.5\text{ V}$	$I_{IN}$	—	$\pm 50$	$\mu\text{A}$

## 4.2 AC Electrical Characteristics

The primary clock source for the MPC8323E can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Table 8 provides the clock input (CLKIN/PCI\_CLK) AC timing specifications for the MPC8323E.

**Table 8. CLKIN AC Timing Specifications**

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
CLKIN/PCI_CLK frequency	$f_{CLKIN}$	25	—	66.67	MHz	1
CLKIN/PCI_CLK cycle time	$t_{CLKIN}$	15	—	—	ns	—
CLKIN rise and fall time	$t_{KH}, t_{KL}$	0.6	0.8	4	ns	2
PCI_CLK rise and fall time	$t_{PCH}, t_{PCL}$	0.6	0.8	1.2	ns	2
CLKIN/PCI_CLK duty cycle	$t_{KHK}/t_{CLKIN}$	40	—	60	%	3
CLKIN/PCI_CLK jitter	—	—	—	$\pm 150$	ps	4, 5

**Notes:**

- Caution:** The system, core, security, and QUICC Engine block must not exceed their respective maximum or minimum operating frequencies.
- Rise and fall times for CLKIN/PCI\_CLK are measured at 0.4 and 2.7 V.
- Timing is guaranteed by design and characterization.
- This represents the total input jitter—short term and long term—and is guaranteed by design.
- The CLKIN/PCI\_CLK driver's closed loop jitter bandwidth should be < 500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.

## 5 RESET Initialization

This section describes the AC electrical specifications for the reset initialization timing requirements of the MPC8323E. Table 9 provides the reset initialization AC timing specifications for the reset component(s).

**Table 9. RESET Initialization Timing Specifications**

Parameter/Condition	Min	Max	Unit	Notes
Required assertion time of $\overline{HRESET}$ or $\overline{SRESET}$ (input) to activate reset flow	32	—	$t_{PCI\_SYNC\_IN}$	1
Required assertion time of $\overline{PORESET}$ with stable clock applied to CLKIN when the MPC8323E is in PCI host mode	32	—	$t_{CLKIN}$	2
Required assertion time of $\overline{PORESET}$ with stable clock applied to PCI_SYNC_IN when the MPC8323E is in PCI agent mode	32	—	$t_{PCI\_SYNC\_IN}$	1

## 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8323E.

### 7.1 DUART DC Electrical Characteristics

Table 20 provides the DC electrical characteristics for the DUART interface of the MPC8323E.

**Table 20. DUART DC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
High-level input voltage	$V_{IH}$	2	$OV_{DD} + 0.3$	V
Low-level input voltage $OV_{DD}$	$V_{IL}$	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \mu A$	$V_{OH}$	$OV_{DD} - 0.2$	—	V
Low-level output voltage, $I_{OL} = 100 \mu A$	$V_{OL}$	—	0.2	V
Input current ( $0 V \leq V_{IN} \leq OV_{DD}$ ) <sup>1</sup>	$I_{IN}$	—	$\pm 5$	$\mu A$

**Note:**

- Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

### 7.2 DUART AC Electrical Specifications

Table 21 provides the AC timing parameters for the DUART interface of the MPC8323E.

**Table 21. DUART AC Timing Specifications**

Parameter	Value	Unit	Notes
Minimum baud rate	256	baud	
Maximum baud rate	> 1,000,000	baud	1
Oversample rate	16	—	2

**Notes:**

- Actual attainable baud rate is limited by the latency of interrupt processing.
- The middle of a start bit is detected as the 8<sup>th</sup> sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16<sup>th</sup> sample.

## 8 Ethernet and MII Management

This section provides the AC and DC electrical characteristics for Ethernet and MII management.

### 8.1 Ethernet Controller (10/100 Mbps)—MII/RMII Electrical Characteristics

The electrical characteristics specified here apply to all MII (media independent interface) and RMII (reduced media independent interface), except MDIO (management data input/output) and MDC

Figure 13 shows the MII management AC timing diagram.




Figure 13. MII Management Interface Timing Diagram

## 9 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8323E.

### 9.1 Local Bus DC Electrical Characteristics

Table 29 provides the DC electrical characteristics for the local bus interface.

Table 29. Local Bus DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	$V_{IH}$	2	$OV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \mu A$	$V_{OH}$	$OV_{DD} - 0.2$	—	V
Low-level output voltage, $I_{OL} = 100 \mu A$	$V_{OL}$	—	0.2	V
Input current	$I_{IN}$	—	$\pm 5$	$\mu A$

### 9.2 Local Bus AC Electrical Specifications

Table 30 describes the general timing parameters of the local bus interface of the MPC8323E.

Table 30. Local Bus General Timing Parameters

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	$t_{LBK}$	15	—	ns	2
Input setup to local bus clock (LCLK $n$ )	$t_{LBIVKH}$	7	—	ns	3, 4
Input hold from local bus clock (LCLK $n$ )	$t_{LBIXKH}$	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	$t_{LBOTOT1}$	1.5	—	ns	5


**Table 30. Local Bus General Timing Parameters (continued)**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
LALE output fall to LAD output transition (LATCH hold time)	$t_{LBOTOT2}$	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	$t_{LBOTOT3}$	2.5	—	ns	7
Local bus clock (LCLK $n$ ) to output valid	$t_{LBKHOV}$	—	3	ns	3
Local bus clock (LCLK $n$ ) to output high impedance for LAD/LDP	$t_{LBKHOZ}$	—	4	ns	8
Local bus clock (LCLK $n$ ) duty cycle	$t_{LBDC}$	47	53	%	—
Local bus clock (LCLK $n$ ) jitter specification	$t_{LBRJ}$	—	400	ps	—
Delay between the input clock (PCI_SYNC_IN) of local bus output clock (LCLK $n$ )	$t_{LBCDL}$	—	1.7	ns	—

**Notes:**

1. The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{LBIXKH1}$  symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the  $t_{LBK}$  clock reference (K) goes high (H), in this case for clock one(1).
2. All timings are in reference to falling edge of LCLK0 (for all outputs and for  $\overline{LGTA}$  and LUPWAIT inputs) or rising edge of LCLK0 (for all other inputs).
3. All signals are measured from  $OV_{DD}/2$  of the rising/falling edge of LCLK0 to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.
4. Input timings are measured at the pin.
5.  $t_{LBOTOT1}$  should be used when RCWH[LALE] is not set and the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
6.  $t_{LBOTOT2}$  should be used when RCWH[LALE] is set and the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
7.  $t_{LBOTOT3}$  should be used when RCWH[LALE] is set and the load on LALE output pin equals to the load on LAD output pins.
8. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

Figure 14 provides the AC test load for the local bus.



**Figure 14. Local Bus C Test Load**

**Table 32. JTAG AC Timing Specifications (Independent of CLKIN)<sup>1</sup> (continued)**


At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock to output high impedance:				ns	
Boundary-scan data	$t_{JTKLDZ}$	2	19		5, 6
TDO	$t_{JTKLOZ}$	2	9		6

**Notes:**


- All outputs are measured from the midpoint voltage of the falling/rising edge of  $t_{TCLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load (see Figure 14). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{JTDV KH}$  symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JTDX KH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- $\overline{TRST}$  is an asynchronous level sensitive signal. The setup time is for test purposes only.
- Non-JTAG signal input timing with respect to  $t_{TCLK}$ .
- Non-JTAG signal output timing with respect to  $t_{TCLK}$ .
- Guaranteed by design and characterization.

Figure 18 provides the AC test load for TDO and the boundary-scan outputs of the MPC8323E.




**Figure 18. AC Test Load for the JTAG Interface**

Figure 19 provides the JTAG clock input timing diagram.



**Figure 19. JTAG Clock Input Timing Diagram**

Figure 20 provides the  $\overline{TRST}$  timing diagram.



**Figure 20.  $\overline{TRST}$  Timing Diagram**

Figure 29 provides the AC test load for the GPIO.




Figure 29. GPIO AC Test Load

## 15 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins of the MPC8323E.

### 15.1 IPIC DC Electrical Characteristics

Table 42 provides the DC electrical characteristics for the external interrupt pins of the MPC8323E.

Table 42. IPIC DC Electrical Characteristics<sup>1,2</sup>

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	$V_{IH}$	—	2.0	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$	—	-0.3	0.8	V
Input current	$I_{IN}$	—	—	$\pm 5$	$\mu A$
Output low voltage	$V_{OL}$	$I_{OL} = 6.0 \text{ mA}$	—	0.5	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.4	V

**Notes:**

1. This table applies for pins  $\overline{IRQ}[0:7]$ ,  $\overline{IRQ\_OUT}$ ,  $\overline{MCP\_OUT}$ , and CE ports Interrupts.
2.  $\overline{IRQ\_OUT}$  and  $\overline{MCP\_OUT}$  are open drain pins, thus  $V_{OH}$  is not relevant for those pins.

### 15.2 IPIC AC Timing Specifications

Table 43 provides the IPIC input and output AC timing specifications.

Table 43. IPIC Input AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
IPIC inputs—minimum pulse width	$t_{PIWID}$	20	ns

**Notes:**

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.
2. IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by any external synchronous logic. IPIC inputs are required to be valid for at least  $t_{PIWID}$  ns to ensure proper operation when working in edge triggered mode.

## 21 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8323E is available in a thermally enhanced Plastic Ball Grid Array (PBGA); see [Section 21.1, “Package Parameters for the MPC8323E PBGA,”](#) and [Section 21.2, “Mechanical Dimensions of the MPC8323E PBGA,”](#) for information on the PBGA.

### 21.1 Package Parameters for the MPC8323E PBGA

The package parameters are as provided in the following list. The package type is 27 mm × 27 mm, 516 PBGA.

Package outline	27 mm × 27 mm
Interconnects	516
Pitch	1.00 mm
Module height (typical)	2.25 mm
Solder Balls	62 Sn/36 Pb/2 Ag (ZQ package) 95.5 Sn/0.5 Cu/4Ag (VR package)
Ball diameter (typical)	0.6 mm

### 21.2 Mechanical Dimensions of the MPC8323E PBGA

[Figure 42](#) shows the mechanical dimensions and bottom surface nomenclature of the MPC8323E, 516-PBGA package.

Table 55. MPC8323E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MEMC_MCKE	AD14	O	GV <sub>DD</sub>	3
MEMC_MCK	AF14	O	GV <sub>DD</sub>	—
$\overline{\text{MEMC\_MCK}}$	AE14	O	GV <sub>DD</sub>	—
MEMC_MODT	AF11	O	GV <sub>DD</sub>	—
<b>Local Bus Controller Interface</b>				
LAD0	N25	IO	OV <sub>DD</sub>	7
LAD1	P26	IO	OV <sub>DD</sub>	7
LAD2	P25	IO	OV <sub>DD</sub>	7
LAD3	R26	IO	OV <sub>DD</sub>	7
LAD4	R25	IO	OV <sub>DD</sub>	7
LAD5	T26	IO	OV <sub>DD</sub>	7
LAD6	T25	IO	OV <sub>DD</sub>	7
LAD7	U25	IO	OV <sub>DD</sub>	7
LAD8	M24	IO	OV <sub>DD</sub>	7
LAD9	N24	IO	OV <sub>DD</sub>	7
LAD10	P24	IO	OV <sub>DD</sub>	7
LAD11	R24	IO	OV <sub>DD</sub>	7
LAD12	T24	IO	OV <sub>DD</sub>	7
LAD13	U24	IO	OV <sub>DD</sub>	7
LAD14	U26	IO	OV <sub>DD</sub>	7
LAD15	V26	IO	OV <sub>DD</sub>	7
LA16	K25	O	OV <sub>DD</sub>	7
LA17	L25	O	OV <sub>DD</sub>	7
LA18	L26	O	OV <sub>DD</sub>	7
LA19	L24	O	OV <sub>DD</sub>	7
LA20	M26	O	OV <sub>DD</sub>	7
LA21	M25	O	OV <sub>DD</sub>	7
LA22	N26	O	OV <sub>DD</sub>	7
LA23	AC24	O	OV <sub>DD</sub>	7
LA24	AC25	O	OV <sub>DD</sub>	7
LA25	AB23	O	OV <sub>DD</sub>	7
$\overline{\text{LCS0}}$	AB24	O	OV <sub>DD</sub>	4

Table 55. MPC8323E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
$\overline{\text{LCS1}}$	AB25	O	$\text{OV}_{\text{DD}}$	4
$\overline{\text{LCS2}}$	AA23	O	$\text{OV}_{\text{DD}}$	4
$\overline{\text{LCS3}}$	AA24	O	$\text{OV}_{\text{DD}}$	4
$\overline{\text{LWE0}}$	Y23	O	$\text{OV}_{\text{DD}}$	4
$\overline{\text{LWE1}}$	W25	O	$\text{OV}_{\text{DD}}$	4
LBCTL	V25	O	$\text{OV}_{\text{DD}}$	4
LALE	V24	O	$\text{OV}_{\text{DD}}$	7
CFG_RESET_SOURCE[0]/LSDA10/LGPL0	L23	IO	$\text{OV}_{\text{DD}}$	—
CFG_RESET_SOURCE[1]/ $\overline{\text{LSDWE}}$ /LGPL1	K23	IO	$\text{OV}_{\text{DD}}$	—
$\overline{\text{LSDRAS}}$ /LGPL2/ $\overline{\text{LOE}}$	J23	O	$\text{OV}_{\text{DD}}$	4
CFG_RESET_SOURCE[2]/ $\overline{\text{LSDCAS}}$ /LGPL3	H23	IO	$\text{OV}_{\text{DD}}$	—
LGPL4/ $\overline{\text{LGT\AA}}$ /LUPWAIT/LPBSE	G23	IO	$\text{OV}_{\text{DD}}$	4, 8
LGPL5	AC22	O	$\text{OV}_{\text{DD}}$	4
LCLK0	Y24	O	$\text{OV}_{\text{DD}}$	7
LCLK1	Y25	O	$\text{OV}_{\text{DD}}$	7
<b>DUART</b>				
UART_SOUT1/MSRCID0 (DDR ID)/LSRCID0	G1	IO	$\text{OV}_{\text{DD}}$	—
UART_SIN1/MSRCID1 (DDR ID)/LSRCID1	G2	IO	$\text{OV}_{\text{DD}}$	—
$\overline{\text{UART\_CTS1}}$ /MSRCID2 (DDR ID)/LSRCID2	H3	IO	$\text{OV}_{\text{DD}}$	—
$\overline{\text{UART\_RTS1}}$ /MSRCID3 (DDR ID)/LSRCID3	K3	IO	$\text{OV}_{\text{DD}}$	—
UART_SOUT2/MSRCID4 (DDR ID)/LSRCID4	H2	IO	$\text{OV}_{\text{DD}}$	—
UART_SIN2/MDVAL (DDR ID)/LDVAL	H1	IO	$\text{OV}_{\text{DD}}$	—
$\overline{\text{UART\_CTS2}}$	J3	IO	$\text{OV}_{\text{DD}}$	—
$\overline{\text{UART\_RTS2}}$	K4	IO	$\text{OV}_{\text{DD}}$	—
<b>I<sup>2</sup>C interface</b>				
$\overline{\text{IIC\_SDA/CKSTOP\_OUT}}$	AE24	IO	$\text{OV}_{\text{DD}}$	2
$\overline{\text{IIC\_SCL/CKSTOP\_IN}}$	AF24	IO	$\text{OV}_{\text{DD}}$	2
<b>Programmable Interrupt Controller</b>				
$\overline{\text{MCP\_OUT}}$	AD25	O	$\text{OV}_{\text{DD}}$	—
$\overline{\text{IRQ0/MCP\_IN}}$	AD26	I	$\text{OV}_{\text{DD}}$	—
$\overline{\text{IRQ1}}$	K1	IO	$\text{OV}_{\text{DD}}$	—
$\overline{\text{IRQ2}}$	K2	I	$\text{OV}_{\text{DD}}$	—

Table 55. MPC8323E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PCI_AD20	AB2	IO	OV <sub>DD</sub>	—
PCI_AD21	Y4	IO	OV <sub>DD</sub>	—
PCI_AD22	AC1	IO	OV <sub>DD</sub>	—
PCI_AD23	AA3	IO	OV <sub>DD</sub>	—
PCI_AD24	AA4	IO	OV <sub>DD</sub>	—
PCI_AD25	AD1	IO	OV <sub>DD</sub>	—
PCI_AD26	AD2	IO	OV <sub>DD</sub>	—
PCI_AD27	AB3	IO	OV <sub>DD</sub>	—
PCI_AD28	AB4	IO	OV <sub>DD</sub>	—
PCI_AD29	AE1	IO	OV <sub>DD</sub>	—
PCI_AD30	AC3	IO	OV <sub>DD</sub>	—
PCI_AD31	AC4	IO	OV <sub>DD</sub>	—
PCI_C_BE0	M4	IO	OV <sub>DD</sub>	—
PCI_C_BE1	T4	IO	OV <sub>DD</sub>	—
PCI_C_BE2	Y3	IO	OV <sub>DD</sub>	—
PCI_C_BE3	AC2	IO	OV <sub>DD</sub>	—
PCI_PAR	U3	IO	OV <sub>DD</sub>	—
PCI_FRAME	W1	IO	OV <sub>DD</sub>	5
PCI_TRDY	W4	IO	OV <sub>DD</sub>	5
PCI_IRDY	W2	IO	OV <sub>DD</sub>	5
PCI_STOP	V4	IO	OV <sub>DD</sub>	5
PCI_DEVSEL	W3	IO	OV <sub>DD</sub>	5
PCI_IDSEL	P2	I	OV <sub>DD</sub>	—
PCI_SERR	U4	IO	OV <sub>DD</sub>	5
PCI_PERR	V3	IO	OV <sub>DD</sub>	5
PCI_REQ0	AD4	IO	OV <sub>DD</sub>	—
PCI_REQ1/CPCI_HS_ES	AE3	I	OV <sub>DD</sub>	—
PCI_REQ2	AF3	I	OV <sub>DD</sub>	—
PCI_GNT0	AD3	IO	OV <sub>DD</sub>	—
PCI_GNT1/CPCI_HS_LED	AE4	O	OV <sub>DD</sub>	—
PCI_GNT2/CPCI_HS_ENUM	AF4	O	OV <sub>DD</sub>	—
M66EN	L4	I	OV <sub>DD</sub>	—

Table 55. MPC8323E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<b>CE/GPIO</b>				
GPIO_PA0/SER1_TXD[0]/TDMA_TXD[0]/USBTXN	G3	IO	OV <sub>DD</sub>	—
GPIO_PA1/SER1_TXD[1]/TDMA_TXD[1]/USBTXP	F3	IO	OV <sub>DD</sub>	—
GPIO_PA2/SER1_TXD[2]/TDMA_TXD[2]	F2	IO	OV <sub>DD</sub>	—
GPIO_PA3/SER1_TXD[3]/TDMA_TXD[3]	E3	IO	OV <sub>DD</sub>	—
GPIO_PA4/SER1_RXD[0]/TDMA_RXD[0]/USBRXP	E2	IO	OV <sub>DD</sub>	—
GPIO_PA5/SER1_RXD[1]/TDMA_RXD[1]/USBRXN	E1	IO	OV <sub>DD</sub>	—
GPIO_PA6/SER1_RXD[2]/TDMA_RXD[2]/USBRXD	D3	IO	OV <sub>DD</sub>	—
GPIO_PA7/SER1_RXD[3]/TDMA_RXD[3]	D2	IO	OV <sub>DD</sub>	—
GPIO_PA8/SER1_CD/TDMA_REQ/USBOE	D1	IO	OV <sub>DD</sub>	—
GPIO_PA9 TDMA_CLKO	C3	IO	OV <sub>DD</sub>	—
GPIO_PA10/SER1_CTS/TDMA_RSYNC	C2	IO	OV <sub>DD</sub>	—
GPIO_PA11/TDMA_STROBE	C1	IO	OV <sub>DD</sub>	—
GPIO_PA12/SER1_RTS/TDMA_TSYNC	B1	IO	OV <sub>DD</sub>	—
GPIO_PA13/CLK9/BRGO9	H4	IO	OV <sub>DD</sub>	—
GPIO_PA14/CLK11/BRGO10	G4	IO	OV <sub>DD</sub>	—
GPIO_PA15/BRGO7	J4	IO	OV <sub>DD</sub>	—
GPIO_PA16/ LA0 (LBIU)	K24	IO	OV <sub>DD</sub>	—
GPIO_PA17/ LA1 (LBIU)	K26	IO	OV <sub>DD</sub>	—
GPIO_PA18/Enet2_TXD[0]/SER2_TXD[0]/ TDMB_TXD[0]/LA2 (LBIU)	G25	IO	OV <sub>DD</sub>	—
GPIO_PA19/Enet2_TXD[1]/SER2_TXD[1]/ TDMB_TXD[1]/LA3 (LBIU)	G26	IO	OV <sub>DD</sub>	—
GPIO_PA20/Enet2_TXD[2]/SER2_TXD[2]/ TDMB_TXD[2]/LA4 (LBIU)	H25	IO	OV <sub>DD</sub>	—
GPIO_PA21/Enet2_TXD[3]/SER2_TXD[3]/ TDMB_TXD[3]/LA5 (LBIU)	H26	IO	OV <sub>DD</sub>	—
GPIO_PA22/Enet2_RXD[0]/SER2_RXD[0]/ TDMB_RXD[0]/LA6 (LBIU)	C25	IO	OV <sub>DD</sub>	—
GPIO_PA23/Enet2_RXD[1]/SER2_RXD[1]/ TDMB_RXD[1]/LA7 (LBIU)	C26	IO	OV <sub>DD</sub>	—
GPIO_PA24/Enet2_RXD[2]/SER2_RXD[2]/ TDMB_RXD[2]/LA8 (LBIU)	D25	IO	OV <sub>DD</sub>	—
GPIO_PA25/Enet2_RXD[3]/SER2_RXD[3]/ TDMB_RXD[3]/LA9 (LBIU)	D26	IO	OV <sub>DD</sub>	—

**Table 55. MPC8323E PBGA Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GPIO_PB17/BRGO1/CE_EXT_REQ1	D10	IO	OV <sub>DD</sub>	—
GPIO_PB18/Enet4_TXD[0]/SER4_TXD[0]/TDMD_TXD[0]	C10	IO	OV <sub>DD</sub>	—
GPIO_PB19/Enet4_TXD[1]/SER4_TXD[1]/TDMD_TXD[1]	C9	IO	OV <sub>DD</sub>	—
GPIO_PB20/Enet4_TXD[2]/SER4_TXD[2]/TDMD_TXD[2]	D8	IO	OV <sub>DD</sub>	—
GPIO_PB21/Enet4_TXD[3]/SER4_TXD[3]/TDMD_TXD[3]	C8	IO	OV <sub>DD</sub>	—
GPIO_PB22/Enet4_RXD[0]/SER4_RXD[0]/TDMD_RXD[0]	C15	IO	OV <sub>DD</sub>	—
GPIO_PB23/Enet4_RXD[1]/SER4_RXD[1]/TDMD_RXD[1]	C14	IO	OV <sub>DD</sub>	—
GPIO_PB24/Enet4_RXD[2]/SER4_RXD[2]/TDMD_RXD[2]	D13	IO	OV <sub>DD</sub>	—
GPIO_PB25/Enet4_RXD[3]/SER4_RXD[3]/TDMD_RXD[3]	C13	IO	OV <sub>DD</sub>	—
GPIO_PB26/Enet4_RX_ER/SER4_CD/TDMD_REQ	C12	IO	OV <sub>DD</sub>	—
GPIO_PB27/Enet4_TX_ER/TDMD_CLKO	D11	IO	OV <sub>DD</sub>	—
GPIO_PB28/Enet4_RX_DV/SER4_CTS/TDMD_RSYNC	D12	IO	OV <sub>DD</sub>	—
GPIO_PB29/Enet4_COL/RXD[4]/SER4_RXD[4]/TDMD_STROBE	D7	IO	OV <sub>DD</sub>	—
GPIO_PB30/Enet4_TX_EN/SER4_RTS/TDMD_TSYNC	C11	IO	OV <sub>DD</sub>	—
GPIO_PB31/Enet4_CRS/SDET	C7	IO	OV <sub>DD</sub>	—
GPIO_PC0/UPC1_TxDATA[0]/SER5_TXD[0]	A18	IO	OV <sub>DD</sub>	—
GPIO_PC1/UPC1_TxDATA[1]/SER5_TXD[1]	A19	IO	OV <sub>DD</sub>	—
GPIO_PC2/UPC1_TxDATA[2]/SER5_TXD[2]	B18	IO	OV <sub>DD</sub>	—
GPIO_PC3/UPC1_TxDATA[3]/SER5_TXD[3]	B19	IO	OV <sub>DD</sub>	—
GPIO_PC4/UPC1_TxDATA[4]	A24	IO	OV <sub>DD</sub>	—
GPIO_PC5/UPC1_TxDATA[5]	B24	IO	OV <sub>DD</sub>	—
GPIO_PC6/UPC1_TxDATA[6]	A23	IO	OV <sub>DD</sub>	—
GPIO_PC7/UPC1_TxDATA[7]	B26	IO	OV <sub>DD</sub>	—
GPIO_PC8/UPC1_RxDATA[0]/SER5_RXD[0]	A21	IO	OV <sub>DD</sub>	—
GPIO_PC9/UPC1_RxDATA[1]/SER5_RXD[1]	B20	IO	OV <sub>DD</sub>	—

Table 55. MPC8323E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GPIO_PC10/UPC1_RxDATA[2]/SER5_RXD[2]	B21	IO	OV <sub>DD</sub>	—
GPIO_PC11/UPC1_RxDATA[3]/SER5_RXD[3]	A20	IO	OV <sub>DD</sub>	—
GPIO_PC12/UPC1_RxDATA[4]	D19	IO	OV <sub>DD</sub>	—
GPIO_PC13/UPC1_RxDATA[5]/LSRCID0	C18	IO	OV <sub>DD</sub>	—
GPIO_PC14/UPC1_RxDATA[6]/LSRCID1	D18	IO	OV <sub>DD</sub>	—
GPIO_PC15/UPC1_RxDATA[7]/LSRCID2	A25	IO	OV <sub>DD</sub>	—
GPIO_PC16/UPC1_TxADDR[0]	C21	IO	OV <sub>DD</sub>	—
GPIO_PC17/UPC1_TxADDR[1]/LSRCID3	D22	IO	OV <sub>DD</sub>	—
GPIO_PC18/UPC1_TxADDR[2]/LSRCID4	C23	IO	OV <sub>DD</sub>	—
GPIO_PC19/UPC1_TxADDR[3]/LDVAL	D23	IO	OV <sub>DD</sub>	—
GPIO_PC20/UPC1_RxADDR[0]	C17	IO	OV <sub>DD</sub>	—
GPIO_PC21/UPC1_RxADDR[1]	D17	IO	OV <sub>DD</sub>	—
GPIO_PC22/UPC1_RxADDR[2]	C16	IO	OV <sub>DD</sub>	—
GPIO_PC23/UPC1_RxADDR[3]	D16	IO	OV <sub>DD</sub>	—
GPIO_PC24/UPC1_RxSOC/SER5_CD	A16	IO	OV <sub>DD</sub>	—
GPIO_PC25/UPC1_RxCLAV	D20	IO	OV <sub>DD</sub>	—
GPIO_PC26/UPC1_RxPRTY/CE_EXT_REQ2	E23	IO	OV <sub>DD</sub>	—
GPIO_PC27/UPC1_RxEN	B17	IO	OV <sub>DD</sub>	—
GPIO_PC28/UPC1_TxSOC	B22	IO	OV <sub>DD</sub>	—
GPIO_PC29/UPC1_TxCLAV/SER5_CTS	A17	IO	OV <sub>DD</sub>	—
GPIO_PC30/UPC1_TxPRTY	A22	IO	OV <sub>DD</sub>	—
GPIO_PC31/UPC1_TxEN/SER5_RTS	C20	IO	OV <sub>DD</sub>	—
GPIO_PD0/SPIMOSI	A2	IO	OV <sub>DD</sub>	—
GPIO_PD1/SPIMISO	B2	IO	OV <sub>DD</sub>	—
GPIO_PD2/SPICLK	B3	IO	OV <sub>DD</sub>	—
GPIO_PD3/SPISEL	A3	IO	OV <sub>DD</sub>	—
GPIO_PD4/SPI_MDIO/CE_MUX_MDIO	A4	IO	OV <sub>DD</sub>	—
GPIO_PD5/SPI_MDC/CE_MUX_MDC	B4	IO	OV <sub>DD</sub>	—
GPIO_PD6/CLK8/BRGO16/CE_EXT_REQ3	F24	IO	OV <sub>DD</sub>	—
GPIO_PD7/GTM1_TIN1/GTM2_TIN2/CLK5	G24	IO	OV <sub>DD</sub>	—
GPIO_PD8/GTM1_TGATE1/GTM2_TGATE2/CLK6	H24	IO	OV <sub>DD</sub>	—
GPIO_PD9/GTM1_TOUT1	D24	IO	OV <sub>DD</sub>	—

Table 55. MPC8323E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GPIO_PD10/GTM1_TIN2/GTM2_TIN1/CLK17	J24	IO	OV <sub>DD</sub>	—
GPIO_PD11/ $\overline{\text{GTM1\_TGATE2}}$ / $\overline{\text{GTM2\_TGATE1}}$	B25	IO	OV <sub>DD</sub>	—
GPIO_PD12/ $\overline{\text{GTM1\_TOUT2}}$ / $\overline{\text{GTM2\_TOUT1}}$	C4	IO	OV <sub>DD</sub>	—
GPIO_PD13/GTM1_TIN3/GTM2_TIN4/BRGO8	D4	IO	OV <sub>DD</sub>	—
GPIO_PD14/ $\overline{\text{GTM1\_TGATE3}}$ / $\overline{\text{GTM2\_TGATE4}}$	D5	IO	OV <sub>DD</sub>	—
GPIO_PD15/ $\overline{\text{GTM1\_TOUT3}}$	A5	IO	OV <sub>DD</sub>	—
GPIO_PD16/GTM1_TIN4/GTM2_TIN3	B5	IO	OV <sub>DD</sub>	—
GPIO_PD17/ $\overline{\text{GTM1\_TGATE4}}$ / $\overline{\text{GTM2\_TGATE3}}$	C5	IO	OV <sub>DD</sub>	—
GPIO_PD18/ $\overline{\text{GTM1\_TOUT4}}$ / $\overline{\text{GTM2\_TOUT3}}$	A6	IO	OV <sub>DD</sub>	—
GPIO_PD19/CE_RISC1_INT/CE_EXT_REQ4	B6	IO	OV <sub>DD</sub>	—
GPIO_PD20/CLK18/BRGO6	D21	IO	OV <sub>DD</sub>	—
GPIO_PD21/CLK16/BRGO5/UPC1_CLKO	C19	IO	OV <sub>DD</sub>	—
GPIO_PD22/CLK4/BRGO9/UCC2_CLKO	A7	IO	OV <sub>DD</sub>	—
GPIO_PD23/CLK3/BRGO10/UCC3_CLKO	B7	IO	OV <sub>DD</sub>	—
GPIO_PD24/CLK10/BRGO2/UCC4_CLKO	A12	IO	OV <sub>DD</sub>	—
GPIO_PD25/CLK13/BRGO16/UCC5_CLKO	B10	IO	OV <sub>DD</sub>	—
GPIO_PD26/CLK2/BRGO4/UCC1_CLKO	E4	IO	OV <sub>DD</sub>	—
GPIO_PD27/CLK1/BRGO3	F4	IO	OV <sub>DD</sub>	—
GPIO_PD28/CLK19/BRGO11	D15	IO	OV <sub>DD</sub>	—
GPIO_PD29/CLK15/BRGO8	C6	IO	OV <sub>DD</sub>	—
GPIO_PD30/CLK14	D6	IO	OV <sub>DD</sub>	—
GPIO_PD31/CLK7/BRGO15	E24	IO	OV <sub>DD</sub>	—
<b>Power and Ground Supplies</b>				
GV <sub>DD</sub>	AA8, AA10, AA11, AA13, AA14, AA16, AA17, AA19, AA21, AB9, AB10, AB11, AB12, AB14, AB18, AB20, AB21, AC6, AC8, AC14, AC18	GV <sub>DD</sub>	—	—
OV <sub>DD</sub>	E5, E6, E8, E9, E10, E12, E14, E15, E16, E18, E19, E20, E22, F5, F6, F8, F10, F14, F16, F19, F22, G22, H5, H6, H21, J5, J22, K21, K22, L5, L6, L22, M5, M22, N5, N21, N22, P6, P22, P23, R5, R23, T5, T21, T22, U6, U22, V5, V22, W22, Y5, AB5, AB6, AC5	OV <sub>DD</sub>	—	—

**Table 57. Operating Frequencies for PBGA (continued)**

Characteristic <sup>1</sup>	Max Operating Frequency	Unit
DDR1/DDR2 memory bus frequency (MCLK) <sup>2</sup>	133	MHz
Local bus frequency (LCLK <sub>n</sub> ) <sup>3</sup>	66	MHz
PCI input frequency (CLKIN or PCI_CLK)	66	MHz

<sup>1</sup> The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting *csb\_clk*, MCLK, LCLK[0:2], and *core\_clk* frequencies do not exceed their respective maximum or minimum operating frequencies.

<sup>2</sup> The DDR1/DDR2 data rate is 2x the DDR1/DDR2 memory bus frequency.

<sup>3</sup> The local bus frequency is 1/2, 1/4, or 1/8 of the *lb\_clk* frequency (depending on LCRR[CLKDIV]) which is in turn 1x or 2x the *csb\_clk* frequency (depending on RCWL[LBCM]).

## 22.4 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. [Table 58](#) shows the multiplication factor encodings for the system PLL.

### NOTE

System PLL VCO frequency = 2 × (CSB frequency) × (System PLL VCO divider).

The VCO divider needs to be set properly so that the System PLL VCO frequency is in the range of 300–600 MHz.

**Table 58. System PLL Multiplication Factors**

RCWL[SPMF]	System PLL Multiplication Factor
0000	Reserved
0001	Reserved
0010	× 2
0011	× 3
0100	× 4
0101	× 5
0110	× 6
0111–1111	Reserved

As described in [Section 22, “Clocking,”](#) the LBCM, DDRCM, and SPMF parameters in the reset configuration word low and the `CFG_CLKIN_DIV` configuration input signal select the ratio between the primary clock input (CLKIN or PCI\_CLK) and the internal coherent system bus clock (*csb\_clk*). [Table 59](#)

Each circuit should be placed as close as possible to the specific  $AV_{DD}$  pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of package, without the inductance of vias.

Figure 44 shows the PLL power supply filter circuit.




Figure 44. PLL Power Supply Filter Circuit

## 24.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the MPC8323E can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8323E system, and the MPC8323E itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ , and  $GV_{DD}$  pins of the MPC8323E. These decoupling capacitors should receive their power from separate  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and GND power planes in the PCB, utilizing short traces to minimize inductance. Capacitors may be placed directly under the device using a standard escape pattern. Others may surround the part.

These capacitors should have a value of 0.01 or 0.1  $\mu\text{F}$ . Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ ,  $OV_{DD}$ , and  $GV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors—100–330  $\mu\text{F}$  (AVX TPS tantalum or Sanyo OSCON).

## 24.4 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to  $OV_{DD}$ , or  $GV_{DD}$  as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $GV_{DD}$ ,  $OV_{DD}$ , and GND pins of the MPC8323E.

## 24.5 Output Buffer DC Impedance

The MPC8323E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for  $I^2C$ ).

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 45). The