

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	-
Number of Cores/Bus Width	-
Speed	-
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	-
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	-
Operating Temperature	-
Security Features	-
Package / Case	-
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8323ecvraddca">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8323ecvraddca</a>

Figure 4 shows the input timing diagram for the DDR controller.




Figure 4. DDR Input Timing Diagram

## 6.2.2 DDR1 and DDR2 SDRAM Output AC Timing Specifications

Table 19 provides the output AC timing specifications for the DDR1 and DDR2 SDRAM interfaces.

Table 19. DDR1 and DDR2 SDRAM Output AC Timing Specifications

At recommended operating conditions with  $D_n\_GV_{DD}$  of  $(1.8 \text{ or } 2.5 \text{ V}) \pm 5\%$ .

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
MCK cycle time, (MCK/MCK crossing)	$t_{MCK}$	7.5	10	ns	2
ADDR/CMD output setup with respect to MCK	$t_{DDKHAS}$	2.5 3.5	— —	ns	3
ADDR/CMD output hold with respect to MCK	$t_{DDKHAX}$	2.5 3.5	— —	ns	3
MCS output setup with respect to MCK	$t_{DDKHCS}$	2.5 3.5	— —	ns	3
MCS output hold with respect to MCK	$t_{DDKHCS}$	2.5 3.5	— —	ns	3
MCK to MDQS Skew	$t_{DDKMHM}$	-0.6	0.6	ns	4

**Table 19. DDR1 and DDR2 SDRAM Output AC Timing Specifications (continued)**

 At recommended operating conditions with  $D_n\_GV_{DD}$  of (1.8 or 2.5 V)  $\pm$  5%.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
MDQ/MDM output setup with respect to MDQS 266 MHz 200 MHz	$t_{DDKHDS}$ , $t_{DDKLDS}$	0.9 1.0	— —	ns	5
MDQ/MDM output hold with respect to MDQS 266 MHz 200 MHz	$t_{DDKHDX}$ , $t_{DDKLDX}$	1100 1200	— —	ps	5
MDQS preamble start	$t_{DDKHMP}$	$-0.5 \times t_{MCK} - 0.6$	$-0.5 \times t_{MCK} + 0.6$	ns	6
MDQS epilogue end	$t_{DDKHME}$	-0.6	0.6	ns	6

**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example,  $t_{DDKHAS}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also,  $t_{DDKLDX}$  symbolizes DDR timing (DD) for the time  $t_{MCK}$  memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- All  $MCK/\overline{MCK}$  referenced measurements are made from the crossing of the two signals  $\pm 0.1$  V.
- ADDR/CMD includes all DDR SDRAM output signals except  $MCK/\overline{MCK}$ ,  $\overline{MCS}$ , and MDQ/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the Clock Control register is set to adjust the memory clocks by 1/2 applied cycle.
- Note that  $t_{DDKHMH}$  follows the symbol conventions described in note 1. For example,  $t_{DDKHMH}$  describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH).  $t_{DDKHMH}$  can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. This is typically set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the *MPC8323E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for a description and understanding of the timing modifications enabled by use of these bits.
- Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
- All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that  $t_{DDKHMP}$  follows the symbol conventions described in note 1.

**Table 23. MII Transmit AC Timing Specifications (continued)**


 At recommended operating conditions with  $OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Max	Unit
TX_CLK data clock fall time	$t_{MTXF}$	1.0	—	4.0	ns

**Note:**

- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{MTKHDX}$  symbolizes MII transmit timing (MT) for the time  $t_{MTX}$  clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of  $t_{MTX}$  represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 7 shows the MII transmit AC timing diagram.


**Figure 7. MII Transmit AC Timing Diagram**

### 8.2.1.2 MII Receive AC Timing Specifications

Table 24 provides the MII receive AC timing specifications.

**Table 24. MII Receive AC Timing Specifications**

 At recommended operating conditions with  $OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Max	Unit
RX_CLK clock period 10 Mbps	$t_{MRX}$	—	400	—	ns
RX_CLK clock period 100 Mbps	$t_{MRX}$	—	40	—	ns
RX_CLK duty cycle	$t_{MRXH}/t_{MRX}$	35	—	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	$t_{MRDVKH}$	10.0	—	—	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	$t_{MRDXKH}$	10.0	—	—	ns
RX_CLK clock rise time	$t_{MRXR}$	1.0	—	4.0	ns

**Table 24. MII Receive AC Timing Specifications (continued)**


At recommended operating conditions with  $OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Max	Unit
RX_CLK clock fall time	$t_{MRXF}$	1.0	—	4.0	ns

**Note:**


1. The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{MRDVKH}$  symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{MRX}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{MRDXKL}$  symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{MRX}$  clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{MRX}$  represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 8 provides the AC test load.



**Figure 8. AC Test Load**

Figure 9 shows the MII receive AC timing diagram.



**Figure 9. MII Receive AC Timing Diagram**

### 8.2.2 RMII AC Timing Specifications

This section describes the RMII transmit and receive AC timing specifications.


**Table 30. Local Bus General Timing Parameters (continued)**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
LALE output fall to LAD output transition (LATCH hold time)	$t_{LBOTOT2}$	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	$t_{LBOTOT3}$	2.5	—	ns	7
Local bus clock (LCLK $n$ ) to output valid	$t_{LBKHOV}$	—	3	ns	3
Local bus clock (LCLK $n$ ) to output high impedance for LAD/LDP	$t_{LBKHOZ}$	—	4	ns	8
Local bus clock (LCLK $n$ ) duty cycle	$t_{LBDC}$	47	53	%	—
Local bus clock (LCLK $n$ ) jitter specification	$t_{LBRJ}$	—	400	ps	—
Delay between the input clock (PCI_SYNC_IN) of local bus output clock (LCLK $n$ )	$t_{LBCDL}$	—	1.7	ns	—

**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{LBIXKH1}$  symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the  $t_{LBK}$  clock reference (K) goes high (H), in this case for clock one(1).
- All timings are in reference to falling edge of LCLK0 (for all outputs and for  $\overline{\text{LGT\bar{A}}}$  and LUPWAIT inputs) or rising edge of LCLK0 (for all other inputs).
- All signals are measured from  $OV_{DD}/2$  of the rising/falling edge of LCLK0 to  $0.4 \times OV_{DD}$  of the signal in question for 3.3-V signaling levels.
- Input timings are measured at the pin.
- $t_{LBOTOT1}$  should be used when RCWH[LALE] is not set and the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
- $t_{LBOTOT2}$  should be used when RCWH[LALE] is set and the load on LALE output pin is at least 10 pF less than the load on LAD output pins.
- $t_{LBOTOT3}$  should be used when RCWH[LALE] is set and the load on LALE output pin equals to the load on LAD output pins.
- For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

Figure 14 provides the AC test load for the local bus.


**Figure 14. Local Bus C Test Load**




Figure 17. Local Bus Signals, GPCM/UPM Signals for LCRR[CLKDIV] = 4

## 10 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1™ (JTAG) interface of the MPC8323E.

### 10.1 JTAG DC Electrical Characteristics

Table 31 provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the MPC8323E.

Table 31. JTAG Interface DC Electrical Characteristics

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	$V_{OH}$	$I_{OH} = -6.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 6.0 \text{ mA}$	—	0.5	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.4	V
Input high voltage	$V_{IH}$	—	2.5	$OV_{DD} + 0.3$	V

**Table 32. JTAG AC Timing Specifications (Independent of CLKIN)<sup>1</sup> (continued)**


At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock to output high impedance:				ns	
Boundary-scan data	$t_{JTKLDZ}$	2	19		5, 6
TDO	$t_{JTKLOZ}$	2	9		6

**Notes:**


- All outputs are measured from the midpoint voltage of the falling/rising edge of  $t_{TCLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load (see Figure 14). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{JTDV KH}$  symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JTDX KH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- $\overline{TRST}$  is an asynchronous level sensitive signal. The setup time is for test purposes only.
- Non-JTAG signal input timing with respect to  $t_{TCLK}$ .
- Non-JTAG signal output timing with respect to  $t_{TCLK}$ .
- Guaranteed by design and characterization.

Figure 18 provides the AC test load for TDO and the boundary-scan outputs of the MPC8323E.




**Figure 18. AC Test Load for the JTAG Interface**

Figure 19 provides the JTAG clock input timing diagram.



**Figure 19. JTAG Clock Input Timing Diagram**

Figure 20 provides the  $\overline{TRST}$  timing diagram.



**Figure 20.  $\overline{TRST}$  Timing Diagram**



Figure 21 provides the boundary-scan timing diagram.




Figure 21. Boundary-Scan Timing Diagram

Figure 22 provides the test access port timing diagram.




Figure 22. Test Access Port Timing Diagram

## 11 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8323E.

### 11.1 I<sup>2</sup>C DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the I<sup>2</sup>C interface of the MPC8323E.

**Table 33. I<sup>2</sup>C DC Electrical Characteristics**

At recommended operating conditions with  $OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	$V_{IH}$	$0.7 \times OV_{DD}$	$OV_{DD} + 0.3$	V	—
Input low voltage level	$V_{IL}$	-0.3	$0.3 \times OV_{DD}$	V	—
Low level output voltage	$V_{OL}$	0	0.4	V	1
Output fall time from $V_{IH}(\text{min})$ to $V_{IL}(\text{max})$ with a bus capacitance from 10 to 400 pF	$t_{I2KLV}$	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	$t_{I2KHKL}$	0	50	ns	3
Capacitance for each I/O pin	$C_I$	—	10	pF	—
Input current ( $0\text{ V} \leq V_{IN} \leq OV_{DD}$ )	$I_{IN}$	—	$\pm 5$	$\mu\text{A}$	4

**Notes:**

- Output voltage (open drain or open collector) condition = 3 mA sink current.
- $C_B$  = capacitance of one bus line in pF.
- Refer to the *MPC8323E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for information on the digital filter used.
- I/O pins obstructs the SDA and SCL lines if  $OV_{DD}$  is switched off.

### 11.2 I<sup>2</sup>C AC Electrical Specifications

Table 34 provides the AC timing parameters for the I<sup>2</sup>C interface of the MPC8323E.

**Table 34. I<sup>2</sup>C AC Electrical Specifications**

All values refer to  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  levels (see Table 33).

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	
SCL clock frequency	$f_{I2C}$	0	400	kHz	
Low period of the SCL clock	$t_{I2CL}$	1.3	—	$\mu\text{s}$	
High period of the SCL clock	$t_{I2CH}$	0.6	—	$\mu\text{s}$	
Setup time for a repeated START condition	$t_{I2SVKH}$	0.6	—	$\mu\text{s}$	
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	$t_{I2SXKL}$	0.6	—	$\mu\text{s}$	
Data setup time	$t_{I2DVKH}$	100	—	ns	
Data hold time:	CBUS compatible masters I <sup>2</sup> C bus devices	$t_{I2DXKL}$	— $0^2$	— $0.9^3$	$\mu\text{s}$

Table 37 shows the PCI AC timing specifications at 33 MHz.


**Table 37. PCI AC Timing Specifications at 33 MHz**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Clock to output valid	$t_{PCKHOV}$	—	11	ns	2
Output hold from clock	$t_{PCKHOX}$	2	—	ns	2
Clock to output high impedance	$t_{PCKHOZ}$	—	14	ns	2, 3
Input setup to clock	$t_{PCIVKH}$	3.0	—	ns	2, 4
Input hold from clock	$t_{PCIXKH}$	0	—	ns	2, 4

**Notes:**


1. The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{PCIVKH}$  symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock,  $t_{SYS}$ , reference (K) going to the high (H) state or setup time. Also,  $t_{PCRHFV}$  symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
2. See the timing measurement conditions in the *PCI 2.3 Local Bus Specifications*.
3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
4. Input timings are measured at the pin.

Figure 25 provides the AC test load for PCI.



**Figure 25. PCI AC Test Load**

Figure 26 shows the PCI input AC timing conditions.



**Figure 26. PCI Input AC Timing Measurement Conditions**

Figure 35 provides the AC test load for the UTOPIA.




Figure 35. UTOPIA AC Test Load

Figure 36 and Figure 37 represent the AC timing from Table 49. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 36 shows the UTOPIA timing with external clock.




Figure 36. UTOPIA AC Timing (External Clock) Diagram

Figure 37 shows the UTOPIA timing with internal clock.




Figure 37. UTOPIA AC Timing (Internal Clock) Diagram

## 19 HDLC, BISYNC, Transparent, and Synchronous UART

This section describes the DC and AC electrical specifications for the high level data link control (HDLC), BISYNC, transparent, and synchronous UART of the MPC8323E.

### 19.1 HDLC, BISYNC, Transparent, and Synchronous UART DC Electrical Characteristics

Table 50 provides the DC electrical characteristics for the MPC8323E HDLC, BISYNC, transparent, and synchronous UART protocols.

**Table 50. HDLC, BISYNC, Transparent, and Synchronous UART DC Electrical Characteristics**

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	$V_{OH}$	$I_{OH} = -2.0 \text{ mA}$	2.4	—	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.5	V
Input high voltage	$V_{IH}$	—	2.0	$OV_{DD} + 0.3$	V
Input low voltage	$V_{IL}$	—	-0.3	0.8	V
Input current	$I_{IN}$	$0 \text{ V} \leq V_{IN} \leq OV_{DD}$	—	$\pm 5$	$\mu\text{A}$

### 19.2 HDLC, BISYNC, Transparent, and Synchronous UART AC Timing Specifications

Table 51 provides the input and output AC timing specifications for HDLC, BISYNC, and transparent UART protocols.

**Table 51. HDLC, BISYNC, and Transparent UART AC Timing Specifications<sup>1</sup>**

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit
Outputs—Internal clock delay	$t_{HIKHOV}$	0	5.5	ns
Outputs—External clock delay	$t_{HEKHOV}$	1	10	ns
Outputs—Internal clock high impedance	$t_{HIKHOX}$	0	5.5	ns
Outputs—External clock high impedance	$t_{HEKHOX}$	1	8	ns
Inputs—Internal clock input setup time	$t_{HIIVKH}$	6	—	ns
Inputs—External clock input setup time	$t_{HEIVKH}$	4	—	ns
Inputs—Internal clock input hold time	$t_{HIIXKH}$	0	—	ns

## 20 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8323E.

### 20.1 USB DC Electrical Characteristics

Table 53 provides the DC electrical characteristics for the USB interface.

**Table 53. USB DC Electrical Characteristics<sup>1</sup>**

Parameter	Symbol	Min	Max	Unit
High-level input voltage	$V_{IH}$	2	$OV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \mu A$	$V_{OH}$	$OV_{DD} - 0.2$	—	V
Low-level output voltage, $I_{OL} = 100 \mu A$	$V_{OL}$	—	0.2	V
Input current	$I_{IN}$	—	$\pm 5$	$\mu A$

**Note:**

- Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

### 20.2 USB AC Electrical Specifications

Table 54 describes the general timing parameters of the USB interface of the MPC8323E.


**Table 54. USB General Timing Parameters**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
USB clock cycle time	$t_{USCK}$	20.83	—	ns	Full speed 48 MHz
USB clock cycle time	$t_{USCK}$	166.67	—	ns	Low speed 6 MHz
Skew between TXP and TXN	$t_{USTSPN}$	—	5	ns	—
Skew among RXP, RXN, and RXD	$t_{USRSPND}$	—	10	ns	Full speed transitions
Skew among RXP, RXN, and RXD	$t_{USRPND}$	—	100	ns	Low speed transitions

**Notes:**

- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(state)(signal)}$  for receive signals and  $t_{(first\ two\ letters\ of\ functional\ block)(state)(signal)}$  for transmit signals. For example,  $t_{USRSPND}$  symbolizes USB timing (US) for the USB receive signals skew (RS) among RXP, RXN, and RXD (PND). Also,  $t_{USTSPN}$  symbolizes USB timing (US) for the USB transmit signals skew (TS) between TXP and TXN (PN).
- Skew measurements are done at  $OV_{DD}/2$  of the rising or falling edge of the signals.

Figure 41 provide the AC test load for the USB.



**Figure 41. USB AC Test Load**

## 21 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8323E is available in a thermally enhanced Plastic Ball Grid Array (PBGA); see [Section 21.1, “Package Parameters for the MPC8323E PBGA,”](#) and [Section 21.2, “Mechanical Dimensions of the MPC8323E PBGA,”](#) for information on the PBGA.

### 21.1 Package Parameters for the MPC8323E PBGA

The package parameters are as provided in the following list. The package type is 27 mm × 27 mm, 516 PBGA.

Package outline	27 mm × 27 mm
Interconnects	516
Pitch	1.00 mm
Module height (typical)	2.25 mm
Solder Balls	62 Sn/36 Pb/2 Ag (ZQ package) 95.5 Sn/0.5 Cu/4Ag (VR package)
Ball diameter (typical)	0.6 mm

### 21.2 Mechanical Dimensions of the MPC8323E PBGA

[Figure 42](#) shows the mechanical dimensions and bottom surface nomenclature of the MPC8323E, 516-PBGA package.

**Table 55. MPC8323E PBGA Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GPIO_PA26/Enet2_RX_ER/SER2_CD/TDMB_REQ/LA10 (LBIU)	E26	IO	OV <sub>DD</sub>	—
GPIO_PA27/Enet2_TX_ER/TDMB_CLKO/LA11 (LBIU)	F25	IO	OV <sub>DD</sub>	—
GPIO_PA28/Enet2_RX_DV/SER2_CTS/TDMB_RSYNC/LA12 (LBIU)	E25	IO	OV <sub>DD</sub>	—
GPIO_PA29/Enet2_COL/RXD[4]/SER2_RXD[4]/TDMB_STROBE/LA13 (LBIU)	J25	IO	OV <sub>DD</sub>	—
GPIO_PA30/Enet2_TX_EN/SER2_RTS/TDMB_TSYNC/LA14 (LBIU)	F26	IO	OV <sub>DD</sub>	—
GPIO_PA31/Enet2_CRS/SDET LA15 (LBIU)	J26	IO	OV <sub>DD</sub>	—
GPIO_PB0/Enet3_TXD[0]/SER3_TXD[0]/TDMC_TXD[0]	A13	IO	OV <sub>DD</sub>	—
GPIO_PB1/Enet3_TXD[1]/SER3_TXD[1]/TDMC_TXD[1]	B13	IO	OV <sub>DD</sub>	—
GPIO_PB2/Enet3_TXD[2]/SER3_TXD[2]/TDMC_TXD[2]	A14	IO	OV <sub>DD</sub>	—
GPIO_PB3/Enet3_TXD[3]/SER3_TXD[3]/TDMC_TXD[3]	B14	IO	OV <sub>DD</sub>	—
GPIO_PB4/Enet3_RXD[0]/SER3_RXD[0]/TDMC_RXD[0]	B8	IO	OV <sub>DD</sub>	—
GPIO_PB5/Enet3_RXD[1]/SER3_RXD[1]/TDMC_RXD[1]	A8	IO	OV <sub>DD</sub>	—
GPIO_PB6/Enet3_RXD[2]/SER3_RXD[2]/TDMC_RXD[2]	A9	IO	OV <sub>DD</sub>	—
GPIO_PB7/Enet3_RXD[3]/SER3_RXD[3]/TDMC_RXD[3]	B9	IO	OV <sub>DD</sub>	—
GPIO_PB8/Enet3_RX_ER/SER3_CD/TDMC_REQ	A11	IO	OV <sub>DD</sub>	—
GPIO_PB9/Enet3_TX_ER/TDMC_CLKO	B11	IO	OV <sub>DD</sub>	—
GPIO_PB10/Enet3_RX_DV/SER3_CTS/TDMC_RSYNC	A10	IO	OV <sub>DD</sub>	—
GPIO_PB11/Enet3_COL/RXD[4]/SER3_RXD[4]/TDMC_STROBE	A15	IO	OV <sub>DD</sub>	—
GPIO_PB12/Enet3_TX_EN/SER3_RTS/TDMC_TSYNC	B12	IO	OV <sub>DD</sub>	—
GPIO_PB13/Enet3_CRS/SDET	B15	IO	OV <sub>DD</sub>	—
GPIO_PB14/CLK12	D9	IO	OV <sub>DD</sub>	—
GPIO_PB15 UPC1_TxADDR[4]	D14	IO	OV <sub>DD</sub>	—
GPIO_PB16 UPC1_RxADDR[4]	B16	IO	OV <sub>DD</sub>	—



## Clocking

The *ce\_clk* frequency is determined by the QUICC Engine PLL multiplication factor (RCWL[CEPMF]) and the QUICC Engine PLL division factor (RCWL[CEPDF]) according to the following equation:

When CLKIN is the primary input clock,

$$ce\_clk = (\text{primary clock input} \times \text{CEPMF}) \div (1 + \text{CEPDF})$$

When PCI\_CLK is the primary input clock,

$$ce\_clk = [\text{primary clock input} \times \text{CEPMF} \times (1 + \sim\text{CFG\_CLKIN\_DIV})] \div (1 + \text{CEPDF})$$

See the “QUICC Engine PLL Multiplication Factor” section and the “QUICC Engine PLL Division Factor” section in the *MPC8323E PowerQUICC II Pro Communications Processor Reference Manual* for more information.

The DDR SDRAM memory controller operates with a frequency equal to twice the frequency of *csb\_clk*. Note that *ddr\_clk* is not the external memory bus frequency; *ddr\_clk* passes through the DDR clock divider ( $\div 2$ ) to create the differential DDR memory bus clock outputs (MCK and  $\overline{\text{MCK}}$ ). However, the data rate is the same frequency as *ddr\_clk*.

The local bus memory controller operates with a frequency equal to the frequency of *csb\_clk*. Note that *lbc\_clk* is not the external local bus frequency; *lbc\_clk* passes through the LBC clock divider to create the external local bus clock outputs (LSYNC\_OUT and LCLK[0:2]). The LBC clock divider ratio is controlled by LCRR[CLKDIV]. See the “LBC Bus Clock and Clock Ratios” section in the *MPC8323E PowerQUICC II Pro Communications Processor Reference Manual* for more information.

In addition, some of the internal units may be required to be shut off or operate at lower frequency than the *csb\_clk* frequency. These units have a default clock ratio that can be configured by a memory mapped register after the device comes out of reset. [Table 56](#) specifies which units have a configurable clock frequency. Refer to the “System Clock Control Register (SCCR)” section in the *MPC8323E PowerQUICC II Pro Communications Processor Reference Manual* for a detailed description.

**Table 56. Configurable Clock Units**

Unit	Default Frequency	Options
Security core, I2C, SAP, TPR	<i>csb_clk</i>	Off, <i>csb_clk</i> /2, <i>csb_clk</i> /3
PCI and DMA complex	<i>csb_clk</i>	Off, <i>csb_clk</i>

### NOTE

Setting the clock ratio of these units must be performed prior to any access to them.

[Table 57](#) provides the operating frequencies for the 8323E PBGA under recommended operating conditions (see [Table 2](#)).

**Table 57. Operating Frequencies for PBGA**

Characteristic <sup>1</sup>	Max Operating Frequency	Unit
e300 core frequency ( <i>core_clk</i> )	333	MHz
Coherent system bus frequency ( <i>csb_clk</i> )	133	MHz
QUICC Engine frequency ( <i>ce_clk</i> )	200	MHz

## 22.7 Suggested PLL Configurations

To simplify the PLL configurations, the MPC8323E might be separated into two clock domains. The first domain contain the CSB PLL and the core PLL. The core PLL is connected serially to the CSB PLL, and has the `csb_clk` as its input clock. The second clock domain has the QUICC Engine PLL. The clock domains are independent, and each of their PLLs are configured separately. Both of the domains has one common input clock. [Table 63](#) shows suggested PLL configurations for 33, 25, and 66 MHz input clocks.

**Table 63. Suggested PLL Configurations**

Conf No.	SPMF	Core PLL	CEMF	CEDF	Input Clock Frequency (MHz)	CSB Frequency (MHz)	Core Frequency (MHz)	QUICC Engine Frequency (MHz)
1	0100	0000100	0110	0	33.33	133.33	266.66	200
2	0100	0000101	1000	0	25	100	250	200
3	0010	0000100	0011	0	66.67	133.33	266.66	200
4	0100	0000101	0110	0	33.33	133.33	333.33	200
5	0101	0000101	1000	0	25	125	312.5	200
6	0010	0000101	0011	0	66.67	133.33	333.33	200

## 23 Thermal

This section describes the thermal specifications of the MPC8323E.

### 23.1 Thermal Characteristics

[Table 64](#) provides the package thermal characteristics for the 516 27 × 27 mm PBGA of the MPC8323E.

**Table 64. Package Thermal Characteristics for PBGA**

Characteristic	Board type	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection	Single-layer board (1s)	$R_{\theta JA}$	28	°C/W	1, 2
Junction-to-ambient natural convection	Four-layer board (2s2p)	$R_{\theta JA}$	21	°C/W	1, 2, 3
Junction-to-ambient (@200 ft/min)	Single-layer board (1s)	$R_{\theta JMA}$	23	°C/W	1, 3
Junction-to-ambient (@200 ft/min)	Four-layer board (2s2p)	$R_{\theta JMA}$	18	°C/W	1, 3
Junction-to-board	—	$R_{\theta JB}$	13	°C/W	4
Junction-to-case	—	$R_{\theta JC}$	9	°C/W	5

**Table 64. Package Thermal Characteristics for PBGA (continued)**

Characteristic	Board type	Symbol	Value	Unit	Notes
Junction-to-package top	Natural convection	$\Psi_{JT}$	2	°C/W	6

**Notes:**

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
3. Per JEDEC JESD51-6 with the board horizontal.
4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## 23.2 Thermal Management Information

For the following sections,  $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$ , where  $P_{I/O}$  is the power dissipation of the I/O drivers.

### 23.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature,  $T_J$ , can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

$T_J$  = junction temperature (°C)

$T_A$  = ambient temperature for the package (°C)

$R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

$P_D$  = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. As a general statement, the value obtained on a single layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity  $T_J - T_A$ ) are possible.

### 23.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter

## Thermal

where:

$R_{\theta JA}$  = junction-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  = junction-to-case thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta CA}$  = case-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device.

To illustrate the thermal performance of the devices with heat sinks, the thermal performance has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, air flow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following list:

Aavid Thermalloy 603-224-9988  
 80 Commercial St.  
 Concord, NH 03301  
 Internet: [www.aavidthermalloy.com](http://www.aavidthermalloy.com)

Alpha Novatech 408-567-8082  
 473 Sapena Ct. #12  
 Santa Clara, CA 95054  
 Internet: [www.alphanovatech.com](http://www.alphanovatech.com)

International Electronic Research Corporation (IERC) 818-842-7277  
 413 North Moss St.  
 Burbank, CA 91502  
 Internet: [www.ctscorp.com](http://www.ctscorp.com)

Millennium Electronics (MEI) 408-436-8770  
 Loroco Sites  
 671 East Brokaw Road  
 San Jose, CA 95112  
 Internet: [www.mei-thermal.com](http://www.mei-thermal.com)

Tyco Electronics 800-522-2800  
 Chip Coolers™  
 P.O. Box 3668  
 Harrisburg, PA 17105-3668  
 Internet: [www.chipcoolers.com](http://www.chipcoolers.com)

While  $\overline{\text{HRESET}}$  is asserted however, these pins are treated as inputs. The value presented on these pins while  $\overline{\text{HRESET}}$  is asserted, is latched when  $\overline{\text{HRESET}}$  deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

## 24.7 Pull-Up Resistor Requirements

The MPC8323E requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open drain type pins including I<sup>2</sup>C pins, Ethernet Management MDIO pin, and IPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, see AN3361, “MPC8321E/MPC8323E PowerQUICC Design Checklist,” Rev. 1.

## 25 Ordering Information

This section presents ordering information for the devices discussed in this document, and it shows an example of how the parts are marked. Ordering information for the devices fully covered by this document is provided in [Section 25.1, “Part Numbers Fully Addressed by This Document.”](#)

### 25.1 Part Numbers Fully Addressed by This Document

[Table 66](#) provides the Freescale part numbering nomenclature for the MPC8323E family. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the maximum processor core frequency, the part numbering scheme also includes the maximum effective DDR memory speed and QUICC Engine bus frequency. Each part number also contains a revision code which refers to the die mask revision number.

**Table 66. Part Numbering Nomenclature**

MPC	<i>nnnn</i>	<i>E</i>	<i>C</i>	<i>VR</i>	<i>AF</i>	<i>D</i>	<i>C</i>	<i>A</i>
Product Code	Part Identifier	Encryption Acceleration	Temperature Range <sup>1</sup>	Package <sup>2</sup>	e300 Core Frequency <sup>3</sup>	DDR Frequency	QUICC Engine Frequency	Revision Level
MPC	8323	Blank = Not included E = included	Blank = 0 to 105°C C = -40 to 105°C	VR = Pb-free PBGA ZQ = Pb PBGA	AD = 266 MHz AF = 333 MHz	D = 266 MHz	C = 200 MHz	Contact local Freescale sales office

**Notes:**

- Contact local Freescale office on availability of parts with C temperature range.
- See [Section 21, “Package and Pin Listings,”](#) for more information on available package types.
- Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.