



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|---|
| Core Processor | PowerPC e300c2 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 333MHz |
| Co-Processors/DSP | Communications; QUICC Engine, Security; SEC 2.2 |
| RAM Controllers | DDR, DDR2 |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100Mbps (3) |
| SATA | - |
| USB | USB 2.0 (1) |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Security Features | Cryptography |
| Package / Case | 516-BBGA |
| Supplier Device Package | 516-PBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8323eczqafdc |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Electrical Characteristics

2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8323E. The MPC8323E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

| | | | | | - |
|---|---|-------------------|----------------------------------|------|-------|
| Chara | acteristic | Symbol | Max Value | Unit | Notes |
| Core supply voltage | | V _{DD} | -0.3 to 1.26 | V | — |
| PLL supply voltage | | AV_{DDn} | –0.3 to 1.26 | V | _ |
| DDR1 and DDR2 DRAM I/O vol | tage | GV _{DD} | –0.3 to 2.75 –0.3 to 1.98 | V | _ |
| PCI, local bus, DUART, system control and power management, I^2C , SPI, MII, RMII, MII management, and JTAG I/O voltage | | OV _{DD} | -0.3 to 3.6 | V | — |
| Input voltage | DDR1/DDR2 DRAM signals | MV _{IN} | –0.3 to (GV _{DD} + 0.3) | V | 2 |
| | DDR1/DDR2 DRAM reference | MV _{REF} | –0.3 to (GV _{DD} + 0.3) | V | 2 |
| | Local bus, DUART, CLKIN, system control and power management, I ² C, SPI, and JTAG signals | OV _{IN} | –0.3 to (OV _{DD} + 0.3) | V | 3 |
| | PCI | OVIN | –0.3 to (OV _{DD} + 0.3) | V | 5 |
| Storage temperature range | | T _{STG} | –55 to 150 | °C | _ |

Table 1. Absolute Maximum Ratings¹

Notes:

1. Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

 Caution: MV_{IN} must not exceed GV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.

3. Caution: OV_{IN} must not exceed OV_{DD} by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.



DDR1 and DDR2 SDRAM

Table 11. Reset Signals DC Electrical Characteristics (continued)

| Characteristic | Symbol | Condition | Min | Мах | Unit | Notes |
|----------------|-----------------|----------------------------------|-----|-----|------|-------|
| Input current | I _{IN} | $0 \ V \leq V_{IN} \leq OV_{DD}$ | | ±5 | μA | — |

Note:

1. This specification applies when operating from 3.3 V supply.

6 DDR1 and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR1 and DDR2 SDRAM interface of the MPC8323E. Note that DDR1 SDRAM is $Dn_GV_{DD}(typ) = 2.5$ V and DDR2 SDRAM is $Dn_GV_{DD}(typ) = 1.8$ V. The AC electrical specifications are the same for DDR1 and DDR2 SDRAM.

6.1 DDR1 and DDR2 SDRAM DC Electrical Characteristics

Table 12 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the MPC8323E when $Dn_GV_{DD}(typ) = 1.8 \text{ V}$.

| Parameter/Condition | Symbol | Min | Мах | Unit | Notes |
|---|------------------------------|-------------------------------|--------------------------------------|------|-------|
| I/O supply voltage | D <i>n_</i> GV _{DD} | 1.71 | 1.89 | V | 1 |
| I/O reference voltage | MVREF <i>n</i> REF | $0.49 \times Dn_GV_{DD}$ | $0.51 \times Dn_GV_{DD}$ | V | 2 |
| I/O termination voltage | V _{TT} | MVREFn _{REF} – 0.04 | MVREF <i>n</i> _{REF} + 0.04 | V | 3 |
| Input high voltage | V _{IH} | MVREFn _{REF} + 0.125 | D <i>n_</i> GV _{DD} + 0.3 | V | — |
| Input low voltage | V _{IL} | -0.3 | MVREFn _{REF} – 0.125 | V | — |
| Output leakage current | I _{OZ} | -9.9 | 9.9 | μA | 4 |
| Output high current (V _{OUT} = 1.35 V) | I _{ОН} | -13.4 | — | mA | — |
| Output low current (V _{OUT} = 0.280 V) | I _{OL} | 13.4 | — | mA | — |

Table 12. DDR2 SDRAM DC Electrical Characteristics for Dn_GV_{DD}(typ) = 1.8 V

Notes:

1. Dn_GV_{DD} is expected to be within 50 mV of the DRAM Dn_GV_{DD} at all times.

- 2. MVREF n_{REF} is expected to be equal to $0.5 \times Dn_{\text{GV}_{\text{DD}}}$, and to track $Dn_{\text{GV}_{\text{DD}}}$ DC variations as measured at the receiver. Peak-to-peak noise on MVREF n_{REF} may not exceed ±2% of the DC value.
- 3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MVREF*n*_{REF}. This rail should track variations in the DC level of MVREF*n*_{REF}.

4. Output leakage is measured with all outputs disabled, 0 V \leq V_{OUT} \leq Dn_GV_{DD}.

Table 13 provides the DDR2 capacitance when $Dn_GV_{DD}(typ) = 1.8$ V.

Table 13. DDR2 SDRAM Capacitance for Dn_GV_{DD}(typ) = 1.8 V

| Parameter/Condition | Symbol | Min | Мах | Unit | Notes |
|-----------------------------------|-----------------|-----|-----|------|-------|
| Input/output capacitance: DQ, DQS | C _{IO} | 6 | 8 | pF | 1 |



DDR1 and DDR2 SDRAM

Figure 5 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).



Figure 5. Timing Diagram for t_{DDKHMH}

Figure 6 shows the DDR1 and DDR2 SDRAM output timing diagram.



Figure 6. DDR1 and DDR2 SDRAM Output Timing Diagram



Local Bus

Figure 13 shows the MII management AC timing diagram.



Figure 13. MII Management Interface Timing Diagram

9 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8323E.

9.1 Local Bus DC Electrical Characteristics

Table 29 provides the DC electrical characteristics for the local bus interface.

| Table 29. Local Bus DC Electrical Characteristics |
|---|
|---|

| Parameter | Symbol | Min | Мах | Unit |
|--|-----------------|------------------------|------------------------|------|
| High-level input voltage | V _{IH} | 2 | OV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | -0.3 | 0.8 | V |
| High-level output voltage, I _{OH} = −100 μA | V _{OH} | OV _{DD} – 0.2 | — | V |
| Low-level output voltage, I _{OL} = 100 μA | V _{OL} | — | 0.2 | V |
| Input current | I _{IN} | — | ±5 | μA |

9.2 Local Bus AC Electrical Specifications

Table 30 describes the general timing parameters of the local bus interface of the MPC8323E.

Table 30. Local Bus General Timing Parameters

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|---|----------------------|-----|-----|------|-------|
| Local bus cycle time | t _{LBK} | 15 | — | ns | 2 |
| Input setup to local bus clock (LCLKn) | t _{LBIVKH} | 7 | — | ns | 3, 4 |
| Input hold from local bus clock (LCLKn) | t _{LBIXKH} | 1.0 | — | ns | 3, 4 |
| LALE output fall to LAD output transition (LATCH hold time) | t _{LBOTOT1} | 1.5 | — | ns | 5 |



Figure 15 through Figure 17 show the local bus signals.





PCI

Table 37 shows the PCI AC timing specifications at 33 MHz.

| | Table 37. | PCI AC | Timing | Specifications | at 33 MHz |
|--|-----------|--------|--------|----------------|-----------|
|--|-----------|--------|--------|----------------|-----------|

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|--------------------------------|---------------------|-----|-----|------|-------|
| Clock to output valid | ^t PCKHOV | | 11 | ns | 2 |
| Output hold from clock | t _{PCKHOX} | 2 | | ns | 2 |
| Clock to output high impedence | t _{PCKHOZ} | _ | 14 | ns | 2, 3 |
| Input setup to clock | t _{PCIVKH} | 3.0 | - | ns | 2, 4 |
| Input hold from clock | t _{PCIXKH} | 0 | _ | ns | 2, 4 |

Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{PCIVKH} symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, t_{SYS}, reference (K) going to the high (H) state or setup time. Also, t_{PCRHFV} symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
</sub>

- 2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.
- 3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.

Figure 25 provides the AC test load for PCI.



Figure 25. PCI AC Test Load

Figure 26 shows the PCI input AC timing conditions.



Figure 26. PCI Input AC Timing Measurement Conditions



Figure 29 provides the AC test load for the GPIO.



15 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins of the MPC8323E.

15.1 IPIC DC Electrical Characteristics

Table 42 provides the DC electrical characteristics for the external interrupt pins of the MPC8323E.

| Characteristic | Symbol | Condition | Min | Мах | Unit |
|--------------------|-----------------|--------------------------|------|------------------------|------|
| Input high voltage | V _{IH} | — | 2.0 | OV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | — | -0.3 | 0.8 | V |
| Input current | I _{IN} | — | — | ±5 | μA |
| Output low voltage | V _{OL} | I _{OL} = 6.0 mA | — | 0.5 | V |
| Output low voltage | V _{OL} | I _{OL} = 3.2 mA | — | 0.4 | V |

Table 42. IPIC DC Electrical Characteristics^{1,2}

Notes:

1. This table applies for pins IRQ[0:7], IRQ_OUT, MCP_OUT, and CE ports Interrupts.

2. IRQ_OUT and MCP_OUT are open drain pins, thus V_{OH} is not relevant for those pins.

15.2 IPIC AC Timing Specifications

Table 43 provides the IPIC input and output AC timing specifications.

Table 43. IPIC Input AC Timing Specifications¹

| Characteristic | Symbol ² | Min | Unit |
|---------------------------------|---------------------|-----|------|
| IPIC inputs—minimum pulse width | t _{PIWID} | 20 | ns |

Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by any
external synchronous logic. IPIC inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation when working
in edge triggered mode.



SPI

16 SPI

This section describes the DC and AC electrical specifications for the SPI of the MPC8323E.

16.1 SPI DC Electrical Characteristics

Table 44 provides the DC electrical characteristics for the MPC8323E SPI.

| Characteristic | Symbol | Condition | Min | Мах | Unit |
|---------------------|-----------------|--------------------------------|------|------------------------|------|
| Output high voltage | V _{OH} | I _{OH} = -6.0 mA | 2.4 | — | V |
| Output low voltage | V _{OL} | I _{OL} = 6.0 mA | — | 0.5 | V |
| Output low voltage | V _{OL} | I _{OL} = 3.2 mA | — | 0.4 | V |
| Input high voltage | V _{IH} | — | 2.0 | OV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | — | -0.3 | 0.8 | V |
| Input current | I _{IN} | $0 \ V \le V_{IN} \le OV_{DD}$ | — | ±5 | μA |

Table 44. SPI DC Electrical Characteristics

16.2 SPI AC Timing Specifications

Table 45 and provide the SPI input and output AC timing specifications.

Table 45. SPI AC Timing Specifications¹

| Characteristic | Symbol ² | Min | Мах | Unit |
|--|---------------------|-----|-----|------|
| SPI outputs—Master mode (internal clock) delay | t _{NIKHOV} | 0.5 | 6 | ns |
| SPI outputs—Slave mode (external clock) delay | t _{NEKHOV} | 2 | 8 | ns |
| SPI inputs—Master mode (internal clock) input setup time | t _{NIIVKH} | 6 | — | ns |
| SPI inputs—Master mode (internal clock) input hold time | t _{NIIXKH} | 0 | — | ns |
| SPI inputs—Slave mode (external clock) input setup time | t _{NEIVKH} | 4 | — | ns |
| SPI inputs—Slave mode (external clock) input hold time | t _{NEIXKH} | 2 | — | ns |

Notes:

1. Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{NIKHOV} symbolizes the NMSI outputs internal timing (NI) for the time t_{SPI} memory clock reference (K) goes from the high state (H) until outputs (O) are valid (V).
</sub></sub>

Figure 30 provides the AC test load for the SPI.



Figure 30. SPI AC Test Load





19 HDLC, BISYNC, Transparent, and Synchronous UART

This section describes the DC and AC electrical specifications for the high level data link control (HDLC), BISYNC, transparent, and synchronous UART of the MPC8323E.

19.1 HDLC, BISYNC, Transparent, and Synchronous UART DC Electrical Characteristics

Table 50 provides the DC electrical characteristics for the MPC8323E HDLC, BISYNC, transparent, and synchronous UART protocols.

| Table 50. HDLC, BISYN | C, Transparent | , and Synchronous | UART DC Electrica | I Characteristics |
|-----------------------|----------------|-------------------|-------------------|-------------------|
|-----------------------|----------------|-------------------|-------------------|-------------------|

| Characteristic | Symbol | Condition | Min | Мах | Unit |
|---------------------|-----------------|------------------------------|------|------------------------|------|
| Output high voltage | V _{OH} | I _{OH} = -2.0 mA | 2.4 | — | V |
| Output low voltage | V _{OL} | I _{OL} = 3.2 mA | — | 0.5 | V |
| Input high voltage | V _{IH} | _ | 2.0 | OV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | _ | -0.3 | 0.8 | V |
| Input current | I _{IN} | $0 V \le V_{IN} \le OV_{DD}$ | — | ±5 | μA |

19.2 HDLC, BISYNC, Transparent, and Synchronous UART AC Timing Specifications

Table 51 provides the input and output AC timing specifications for HDLC, BISYNC, and transparent UART protocols.

| Characteristic | Symbol ² | Min | Мах | Unit |
|--|---------------------|-----|-----|------|
| Outputs—Internal clock delay | t _{HIKHOV} | 0 | 5.5 | ns |
| Outputs—External clock delay | t _{HEKHOV} | 1 | 10 | ns |
| Outputs—Internal clock high impedance | ^t нікнох | 0 | 5.5 | ns |
| Outputs—External clock high impedance | t _{HEKHOX} | 1 | 8 | ns |
| Inputs—Internal clock input setup time | t _{ниvкн} | 6 | — | ns |
| Inputs—External clock input setup time | t _{HEIVKH} | 4 | — | ns |
| Inputs—Internal clock input hold time | t _{нихкн} | 0 | — | ns |

Table 51. HDLC, BISYNC, and Transparent UART AC Timing Specifications¹



Figure 39 shows the timing with external clock.





Figure 40 shows the timing with internal clock.



Figure 40. AC Timing (Internal Clock) Diagram



21 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8323E is available in a thermally enhanced Plastic Ball Grid Array (PBGA); see Section 21.1, "Package Parameters for the MPC8323E PBGA," and Section 21.2, "Mechanical Dimensions of the MPC8323E PBGA," for information on the PBGA.

21.1 Package Parameters for the MPC8323E PBGA

The package parameters are as provided in the following list. The package type is $27 \text{ mm} \times 27 \text{ mm}$, 516 PBGA.

| Package outline | $27 \text{ mm} \times 27 \text{ mm}$ |
|-------------------------|--|
| Interconnects | 516 |
| Pitch | 1.00 mm |
| Module height (typical) | 2.25 mm |
| Solder Balls | 62 Sn/36 Pb/2 Ag (ZQ package) 95.5 Sn/0.5 Cu/4Ag (VR package) |
| Ball diameter (typical) | 0.6 mm |

21.2 Mechanical Dimensions of the MPC8323E PBGA

Figure 42 shows the mechanical dimensions and bottom surface nomenclature of the MPC8323E, 516-PBGA package.



Package and Pin Listings

Table 55. MPC8323E PBGA Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---|--------------------|----------|------------------|-------|
| | CE/GPIO | | | |
| GPIO_PA0/SER1_TXD[0]/TDMA_TXD[0]/USBTXN | G3 | IO | OV _{DD} | _ |
| GPIO_PA1/SER1_TXD[1]/TDMA_TXD[1]/USBTXP | F3 | IO | OV _{DD} | _ |
| GPIO_PA2/SER1_TXD[2]/TDMA_TXD[2] | F2 | IO | OV _{DD} | _ |
| GPIO_PA3/SER1_TXD[3]/TDMA_TXD[3] | E3 | IO | OV _{DD} | _ |
| GPIO_PA4/SER1_RXD[0]/TDMA_RXD[0]/USBRXP | E2 | IO | OV _{DD} | _ |
| GPIO_PA5/SER1_RXD[1]/TDMA_RXD[1]/USBRXN | E1 | IO | OV _{DD} | _ |
| GPIO_PA6/SER1_RXD[2]/TDMA_RXD[2]/USBRXD | D3 | IO | OV _{DD} | _ |
| GPIO_PA7/SER1_RXD[3]/TDMA_RXD[3] | D2 | IO | OV _{DD} | _ |
| GPIO_PA8/SER1_CD/TDMA_REQ/USBOE | D1 | IO | OV _{DD} | _ |
| GPIO_PA9 TDMA_CLKO | C3 | IO | OV _{DD} | _ |
| GPIO_PA10/SER1_CTS/TDMA_RSYNC | C2 | IO | OV _{DD} | — |
| GPIO_PA11/TDMA_STROBE | C1 | IO | OV _{DD} | |
| GPIO_PA12/SER1_RTS/TDMA_TSYNC | B1 | IO | OV _{DD} | _ |
| GPIO_PA13/CLK9/BRGO9 | H4 | IO | OV _{DD} | |
| GPIO_PA14/CLK11/BRGO10 | G4 | IO | OV _{DD} | — |
| GPIO_PA15/BRGO7 | J4 | IO | OV _{DD} | — |
| GPIO_PA16/ LA0 (LBIU) | K24 | IO | OV _{DD} | _ |
| GPIO_PA17/ LA1 (LBIU) | K26 | IO | OV _{DD} | _ |
| GPIO_PA18/Enet2_TXD[0]/SER2_TXD[0]/ TDMB_TXD[0]/LA2 (LBIU) | G25 | IO | OV _{DD} | _ |
| GPIO_PA19/Enet2_TXD[1]/SER2_TXD[1]/ TDMB_TXD[1]/LA3 (LBIU) | G26 | IO | OV _{DD} | _ |
| GPIO_PA20/Enet2_TXD[2]/SER2_TXD[2]/ TDMB_TXD[2]/LA4 (LBIU) | H25 | IO | OV _{DD} | _ |
| GPIO_PA21/Enet2_TXD[3]/SER2_TXD[3]/ TDMB_TXD[3]/LA5 (LBIU) | H26 | IO | OV _{DD} | _ |
| GPIO_PA22/Enet2_RXD[0]/SER2_RXD[0]/ TDMB_RXD[0]/LA6 (LBIU) | C25 | IO | OV _{DD} | _ |
| GPIO_PA23/Enet2_RXD[1]/SER2_RXD[1]/ TDMB_RXD[1]/LA7 (LBIU) | C26 | IO | OV _{DD} | — |
| GPIO_PA24/Enet2_RXD[2]/SER2_RXD[2]/ TDMB_RXD[2]/LA8 (LBIU) | D25 | IO | OV _{DD} | _ |
| GPIO_PA25/Enet2_RXD[3]/SER2_RXD[3]/ TDMB_RXD[3]/LA9 (LBIU) | D26 | IO | OV _{DD} | — |



| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|---------------------------------------|--------------------|----------|------------------|-------|
| GPIO_PC10/UPC1_RxDATA[2]/SER5_RXD[2] | B21 | IO | OV _{DD} | — |
| GPIO_PC11/UPC1_RxDATA[3]/SER5_RXD[3] | A20 | IO | OV _{DD} | — |
| GPIO_PC12/UPC1_RxDATA[4] | D19 | IO | OV _{DD} | — |
| GPIO_PC13/UPC1_RxDATA[5]/LSRCID0 | C18 | IO | OV _{DD} | — |
| GPIO_PC14/UPC1_RxDATA[6]/LSRCID1 | D18 | IO | OV _{DD} | — |
| GPIO_PC15/UPC1_RxDATA[7]/LSRCID2 | A25 | IO | OV _{DD} | — |
| GPIO_PC16/UPC1_TxADDR[0] | C21 | IO | OV _{DD} | — |
| GPIO_PC17/UPC1_TxADDR[1]/LSRCID3 | D22 | IO | OV _{DD} | — |
| GPIO_PC18/UPC1_TxADDR[2]/LSRCID4 | C23 | IO | OV _{DD} | — |
| GPIO_PC19/UPC1_TxADDR[3]/LDVAL | D23 | IO | OV _{DD} | — |
| GPIO_PC20/UPC1_RxADDR[0] | C17 | IO | OV _{DD} | — |
| GPIO_PC21/UPC1_RxADDR[1] | D17 | IO | OV _{DD} | — |
| GPIO_PC22/UPC1_RxADDR[2] | C16 | IO | OV _{DD} | — |
| GPIO_PC23/UPC1_RxADDR[3] | D16 | IO | OV _{DD} | — |
| GPIO_PC24/UPC1_RxSOC/SER5_CD | A16 | IO | OV _{DD} | — |
| GPIO_PC25/UPC1_RxCLAV | D20 | IO | OV _{DD} | — |
| GPIO_PC26/UPC1_RxPRTY/CE_EXT_REQ2 | E23 | IO | OV _{DD} | — |
| GPIO_PC27/UPC1_RxEN | B17 | IO | OV _{DD} | — |
| GPIO_PC28/UPC1_TxSOC | B22 | IO | OV _{DD} | — |
| GPIO_PC29/UPC1_TxCLAV/SER5_CTS | A17 | IO | OV _{DD} | — |
| GPIO_PC30/UPC1_TxPRTY | A22 | IO | OV _{DD} | — |
| GPIO_PC31/UPC1_TxEN/SER5_RTS | C20 | IO | OV _{DD} | — |
| GPIO_PD0/SPIMOSI | A2 | IO | OV _{DD} | — |
| GPIO_PD1/SPIMISO | B2 | IO | OV _{DD} | — |
| GPIO_PD2/SPICLK | B3 | IO | OV _{DD} | — |
| GPIO_PD3/SPISEL | A3 | IO | OV _{DD} | — |
| GPIO_PD4/SPI_MDIO/CE_MUX_MDIO | A4 | IO | OV _{DD} | — |
| GPIO_PD5/SPI_MDC/CE_MUX_MDC | B4 | IO | OV _{DD} | — |
| GPIO_PD6/CLK8/BRGO16/CE_EXT_REQ3 | F24 | IO | OV _{DD} | — |
| GPIO_PD7/GTM1_TIN1/GTM2_TIN2/CLK5 | G24 | IO | OV _{DD} | — |
| GPIO_PD8/GTM1_TGATE1/GTM2_TGATE2/CLK6 | H24 | IO | OV _{DD} | — |
| GPIO_PD9/GTM1_TOUT1 | D24 | IO | OV _{DD} | — |

Table 55. MPC8323E PBGA Pinout Listing (continued)



Package and Pin Listings

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|-----------------|--|-----------------|-----------------|-------|
| V _{DD} | K10, K11, K12, K13, K14, K15, K16, K17, L10, L17, M10, M17, N10, N17, P10, P17, R10, R17, T10, T17, U10, U11, U12, U13, U14, U15, U16, U17 | V _{DD} | _ | _ |
| V _{SS} | B23, E7, E11, E13, E17, E21, F11, F13, F17, F21, F23, G5, H22, K5, K6, L11, L12, L13, L14, L15, L16, L21, M11, M12, M13, M14, M15, M16, N6, N11, N12, N13, N14, N15, N16, P5, P11, P12, P13, P14, P15, P16, P21, R11, R12, R13, R14, R15, R16, R22, T6, T11, T12, T13, T14, T15, T16, U5, U21, V23, W5, W6, W21, W23, W24, Y22, AA5, AA6, AA22, AA25, AB7, AB13, AB19, AB22, AC10, AC12, AC16, AC20 | V _{SS} | | |
| | No Connect | | | |
| NC | C22 | _ | — | — |

Table 55. MPC8323E PBGA Pinout Listing (continued)

Notes:

1. This pin is an open drain signal. A weak pull-up resistor (1 k Ω) should be placed on this pin to OV_{DD}.

2. This pin is an open drain signal. A weak pull-up resistor (2–10 kΩ) should be placed on this pin to OV_{DD}.

3. This output is actively driven during reset rather than being three-stated during reset.

4. These JTAG and local bus pins have weak internal pull-up P-FETs that are always enabled.

5. This pin should have a weak pull up if the chip is in PCI host mode. Follow the PCI specification's recommendation.

6. This pin must always be tied to GND. 7. This pin has weak internal pull-down N-FET that is always enabled.8. Though this pin has weak internal pull-up yet it is recommended to apply an external pull-up.



Clocking

22 Clocking

Figure 43 shows the internal distribution of clocks within the MPC8323E.



Figure 43. MPC8323E Clock Subsystem

The primary clock source for the MPC8323E can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode, respectively.



Clocking

The *ce_clk* frequency is determined by the QUICC Engine PLL multiplication factor (RCWL[CEPMF) and the QUICC Engine PLL division factor (RCWL[CEPDF]) according to the following equation:

When CLKIN is the primary input clock,

 $ce_clk = (primary clock input \times CEPMF) \div (1 + CEPDF)$

When PCI_CLK is the primary input clock,

ce_clk = [primary clock input × CEPMF × $(1 + \sim CFG_CLKIN_DIV)$] ÷ (1 + CEPDF)

See the "QUICC Engine PLL Multiplication Factor" section and the "QUICC Engine PLL Division Factor" section in the *MPC8323E PowerQUICC II Pro Communications Processor Reference Manual* for more information.

The DDR SDRAM memory controller operates with a frequency equal to twice the frequency of csb_clk . Note that ddr_clk is not the external memory bus frequency; ddr_clk passes through the DDR clock divider (÷2) to create the differential DDR memory bus clock outputs (MCK and MCK). However, the data rate is the same frequency as ddr_clk .

The local bus memory controller operates with a frequency equal to the frequency of *csb_clk*. Note that *lbc_clk* is not the external local bus frequency; *lbc_clk* passes through the LBC clock divider to create the external local bus clock outputs (LSYNC_OUT and LCLK[0:2]). The LBC clock divider ratio is controlled by LCRR[CLKDIV]. See the "LBC Bus Clock and Clock Ratios" section in the *MPC8323E PowerQUICC II Pro Communications Processor Reference Manual* for more information.

In addition, some of the internal units may be required to be shut off or operate at lower frequency than the *csb_clk* frequency. These units have a default clock ratio that can be configured by a memory mapped register after the device comes out of reset. Table 56 specifies which units have a configurable clock frequency. Refer to the "System Clock Control Register (SCCR)" section in the *MPC8323E PowerQUICC II Pro Communications Processor Reference Manual* for a detailed description.

Table 56. Configurable Clock Units

| Unit | Default Frequency | Options |
|------------------------------|-------------------|---------------------------|
| Security core, I2C, SAP, TPR | csb_clk | Off, csb_clk/2, csb_clk/3 |
| PCI and DMA complex | csb_clk | Off, csb_clk |

NOTE

Setting the clock ratio of these units must be performed prior to any access to them.

Table 57 provides the operating frequencies for the 8323E PBGA under recommended operating conditions (see Table 2).

Table 57. Operating Frequencies for PBGA

| Characteristic ¹ | Max Operating Frequency | Unit |
|--|-------------------------|------|
| e300 core frequency (<i>core_clk</i>) | 333 | MHz |
| Coherent system bus frequency (<i>csb_clk</i>) | 133 | MHz |
| QUICC Engine frequency (<i>ce_clk</i>) | 200 | MHz |



22.7 Suggested PLL Configurations

To simplify the PLL configurations, the MPC8323E might be separated into two clock domains. The first domain contain the CSB PLL and the core PLL. The core PLL is connected serially to the CSB PLL, and has the csb_clk as its input clock. The second clock domain has the QUICC Engine PLL. The clock domains are independent, and each of their PLLs are configured separately. Both of the domains has one common input clock. Table 63 shows suggested PLL configurations for 33, 25, and 66 MHz input clocks.

| Conf No. | SPMF | Core PLL | CEMF | CEDF | Input Clock Frequency (MHz) | CSB Frequency (MHz) | Core Frequency (MHz) | QUICC Engine Frequency (MHz) |
|----------|------|-------------|------|------|-----------------------------------|---------------------------|----------------------------|---------------------------------------|
| 1 | 0100 | 0000100 | 0110 | 0 | 33.33 | 133.33 | 266.66 | 200 |
| 2 | 0100 | 0000101 | 1000 | 0 | 25 | 100 | 250 | 200 |
| 3 | 0010 | 0000100 | 0011 | 0 | 66.67 | 133.33 | 266.66 | 200 |
| 4 | 0100 | 0000101 | 0110 | 0 | 33.33 | 133.33 | 333.33 | 200 |
| 5 | 0101 | 0000101 | 1000 | 0 | 25 | 125 | 312.5 | 200 |
| 6 | 0010 | 0000101 | 0011 | 0 | 66.67 | 133.33 | 333.33 | 200 |

Table 63. Suggested PLL Configurations

23 Thermal

This section describes the thermal specifications of the MPC8323E.

23.1 **Thermal Characteristics**

Table 64 provides the package thermal characteristics for the 516 27×27 mm PBGA of the MPC8323E.

| Table 64. Package Thermal Characteristics for PBGA | | | | | | | |
|--|-------------------------|-------------------|-------|------|---------|--|--|
| Characteristic | Board type | Symbol | Value | Unit | Notes | | |
| Junction-to-ambient natural convection | Single-layer board (1s) | R _{θJA} | 28 | °C/W | 1, 2 | | |
| Junction-to-ambient natural convection | Four-layer board (2s2p) | R _{θJA} | 21 | °C/W | 1, 2, 3 | | |
| Junction-to-ambient (@200 ft/min) | Single-layer board (1s) | R _{θJMA} | 23 | °C/W | 1, 3 | | |
| Junction-to-ambient (@200 ft/min) | Four-layer board (2s2p) | R _{θJMA} | 18 | °C/W | 1, 3 | | |
| Junction-to-board | — | R _{θJB} | 13 | °C/W | 4 | | |
| Junction-to-case | — | R _{θJC} | 9 | °C/W | 5 | | |

. . ----





| Wakefield Engineering 33 Bridge St. Pelham, NH 03076 Internet: www.wakefield.com | 603-635-5102 |
|---|--------------|
| Interface material vendors include the following: | |
| Chomerics, Inc. 77 Dragon Ct. Woburn, MA 01801 Internet: www.chomerics.com | 781-935-4850 |
| Dow-Corning Corporation Dow-Corning Electronic Materials P.O. Box 994 Midland, MI 48686-0997 Internet: www.dowcorning.com | 800-248-2481 |
| Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: www.microsi.com | 888-642-7674 |
| The Bergquist Company 18930 West 78th St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com | 800-347-4572 |

23.3 Heat Sink Attachment

When attaching heat sinks to these devices, an interface material is required. The best method is to use thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces which would lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. Recommended maximum force on the top of the package is 10 lb (4.5 kg) force. If an adhesive attachment is planned, the adhesive should be intended for attachment to painted or plastic surfaces and its performance verified under the application requirements.

23.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the



Document Revision History

25.2 Part Marking

Parts are marked as in the example shown in Figure 46.



ATWLYYWW is the traceability code. CCCCC is the country code. MMMMM is the mask number. YWWLAZ is the assembly traceability code.

Figure 46. Freescale Part Marking for PBGA Devices

26 Document Revision History

Table 67 provides a revision history for this hardware specification.

Table 67. Document Revision History

| Rev. No. | Date | Substantive Change(s) | |
|-------------|---------|--|--|
| 4 | 09/2010 | Replaced all instances of "LCCR" with "LCRR" throughout. Added footnotes 3 and 4 in Table 2, "Recommended Operating Conditions³." Modified Section 8.1.1, "DC Electrical Characteristics." Modified Table 23, "MII Transmit AC Timing Specifications." Modified Table 24, "MII Receive AC Timing Specifications." Added footnote 7 and 8, and modified some signal names in Table 55, "MPC8323E PBGA Pinout Listing." | |
| 3 | 12/2009 | Removed references for note 4 from Table 1. Added Figure 2 in Section 2.1.2, "Power Supply Voltage Specification. Added symbol T_A in Table 2. Added footnote 2 in Table 2. Added a note in Section 4, "Clock Input Timing for rise/fall time of QE input pins. Modified CLKIN, PCI_CLK rise/fall time parameters in Table 8. Modified min value of t_{MCK} in Table 19. Modified Figure 43. Modified formula for ce_clk calculation in Section 22.3, "System Clock Domains. Added a note in Section 22.4, "System PLL Configuration. Removed the signal ECID_TMODE_IN from Table 55. Removed all references of RST signals from Table 55. | |



Document Revision History

Table 67. Document Revision History

| Rev. No. | Date | Substantive Change(s) |
|-------------|--------|--|
| 2 | 4/2008 | Removed Figures 2 and 3 overshoot and undershoot voltage specs from Section 2.1.2, "Power Supply Voltage Specification," and footnotes 4 and 5 from Table 1. Corrected QUIESCE signal to be an output signal in Table 55. Added column for GVDD (1.8 V) - DDR2 - to Table 6 with 0.212-W typical power dissipation. Added Figure 4 DDR input timing diagram. Removed CE_TRB* and CE_PIO* signals from Table 55. Added three local bus AC specifications to Table 30 (duty cycle, jitter, delay between input clock and local bus clock). Added row in Table 2 stating junction temperature range of 0 to 105•C. Modified Section 2.2, "Power Sequencing," to include PORESET requirement. |
| 1 | 6/2007 | Correction to descriptive text in Section 2.2. |
| 0 | 6/2007 | Initial release. |