

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

E·XF

Product Status	Obsolete
Core Processor	PowerPC e300c2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	266MHz
Co-Processors/DSP	Communications; QUICC Engine
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8323vraddc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 1.1.2 Serial Interfaces

The MPC8323E serial interfaces are as follows:

- Support for one UL2 interface with 31 multi-PHY addresses (MPC8323E and MPC8323 only)
- Support for up to three 10/100 Mbps Ethernet interfaces using MII or RMII
- Support for up to four T1/E1/J1/E3 or DS-3 serial interfaces (TDM)
- Support for dual UART and SPI interfaces and a single I<sup>2</sup>C interface

# 1.2 QUICC Engine Block

The QUICC Engine block is a versatile communications complex that integrates several communications peripheral controllers. It provides on-chip system design for a variety of applications, particularly in communications and networking systems. The QUICC Engine block has the following features:

- One 32-bit RISC controller for flexible support of the communications peripherals
- Serial DMA channel for receive and transmit on all serial channels
- Five universal communication controllers (UCCs) supporting the following protocols and interfaces (not all of them simultaneously):
  - 10/100 Mbps Ethernet/IEEE 802.3® standard
  - IP support for IPv4 and IPv6 packets including TOS, TTL, and header checksum processing
  - ATM protocol through UTOPIA interface (note that the MPC8321 and MPC8321E do not support the UTOPIA interface)
  - HDLC /transparent up to 70-Mbps full-duplex
  - HDLC bus up to 10 Mbps
  - Asynchronous HDLC
  - UART
  - BISYNC up to 2 Mbps
  - QUICC multi-channel controller (QMC) for 64 TDM channels
- One UTOPIA interface (UPC1) supporting 31 multi-PHYs (MPC8323E- and MPC8323-specific)
- Two serial peripheral interfaces (SPI). SPI2 is dedicated to Ethernet PHY management.
- Four TDM interfaces
- Thirteen independent baud rate generators and 19 input clock pins for supplying clocks to UCC serial channels
- Four independent 16-bit timers that can be interconnected as two 32-bit timers

The UCCs are similar to the PowerQUICC II peripherals: SCC (BISYNC, UART, and HDLC bus) and FCC (fast Ethernet, HDLC, transparent, and ATM).



DDR1 and DDR2 SDRAM

Table 11. Reset Signals DC Electrical Characteristics (continued)

Characteristic	Symbol	Condition	Min	Мах	Unit	Notes
Input current	I <sub>IN</sub>	$0 \ V \leq V_{IN} \leq OV_{DD}$		±5	μA	—

Note:

1. This specification applies when operating from 3.3 V supply.

# 6 DDR1 and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR1 and DDR2 SDRAM interface of the MPC8323E. Note that DDR1 SDRAM is  $Dn_GV_{DD}(typ) = 2.5$  V and DDR2 SDRAM is  $Dn_GV_{DD}(typ) = 1.8$  V. The AC electrical specifications are the same for DDR1 and DDR2 SDRAM.

# 6.1 DDR1 and DDR2 SDRAM DC Electrical Characteristics

Table 12 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the MPC8323E when  $Dn_GV_{DD}(typ) = 1.8 \text{ V}$ .

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
I/O supply voltage	D <i>n_</i> GV <sub>DD</sub>	1.71	1.89	V	1
I/O reference voltage	MVREF <i>n</i> REF	$0.49 \times Dn_GV_{DD}$	$0.51 \times Dn_GV_{DD}$	V	2
I/O termination voltage	V <sub>TT</sub>	MVREFn <sub>REF</sub> – 0.04	MVREF <i>n</i> <sub>REF</sub> + 0.04	V	3
Input high voltage	V <sub>IH</sub>	MVREFn <sub>REF</sub> + 0.125	D <i>n_</i> GV <sub>DD</sub> + 0.3	V	—
Input low voltage	V <sub>IL</sub>	-0.3	MVREFn <sub>REF</sub> – 0.125	V	—
Output leakage current	I <sub>OZ</sub>	-9.9	9.9	μA	4
Output high current (V <sub>OUT</sub> = 1.35 V)	I <sub>ОН</sub>	-13.4	—	mA	—
Output low current (V <sub>OUT</sub> = 0.280 V)	I <sub>OL</sub>	13.4	—	mA	—

Table 12. DDR2 SDRAM DC Electrical Characteristics for Dn\_GV<sub>DD</sub>(typ) = 1.8 V

### Notes:

1.  $Dn_GV_{DD}$  is expected to be within 50 mV of the DRAM  $Dn_GV_{DD}$  at all times.

- 2. MVREF  $n_{\text{REF}}$  is expected to be equal to  $0.5 \times Dn_{\text{GV}_{\text{DD}}}$ , and to track  $Dn_{\text{GV}_{\text{DD}}}$  DC variations as measured at the receiver. Peak-to-peak noise on MVREF  $n_{\text{REF}}$  may not exceed ±2% of the DC value.
- 3. V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MVREF*n*<sub>REF</sub>. This rail should track variations in the DC level of MVREF*n*<sub>REF</sub>.

4. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  Dn\_GV<sub>DD</sub>.

Table 13 provides the DDR2 capacitance when  $Dn_GV_{DD}(typ) = 1.8$  V.

### Table 13. DDR2 SDRAM Capacitance for Dn\_GV<sub>DD</sub>(typ) = 1.8 V

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input/output capacitance: DQ, DQS	C <sub>IO</sub>	6	8	pF	1



### DDR1 and DDR2 SDRAM

Figure 5 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t<sub>DDKHMH</sub>).



Figure 5. Timing Diagram for t<sub>DDKHMH</sub>

Figure 6 shows the DDR1 and DDR2 SDRAM output timing diagram.



Figure 6. DDR1 and DDR2 SDRAM Output Timing Diagram



#### **Ethernet and MII Management**

Table 26. RMII Receive AC Timing Specifications (continued)

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V  $\pm$  10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Мах	Unit
REF_CLK clock fall time $V_{IH}(max)$ to $V_{IL}(min)$	t <sub>RMXF</sub>	1.0		4.0	ns

### Note:

1. The symbols used for timing specifications follow the pattern of t<sub>(first three letters of functional block)(signal)(state)(reference)(state)(signal)(state) for outputs. For example, t<sub>RMRDVKH</sub> symbolizes RMII receive timing (RMR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>RMX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>RMRDXKL</sub> symbolizes RMII receive timing (RMR) with respect to the tinvalid (X) relative to the t<sub>RMX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>RMX</sub> represents the RMII (RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

### Figure 11 provides the AC test load.



Figure 11. AC Test Load

Figure 12 shows the RMII receive AC timing diagram.



Figure 12. RMII Receive AC Timing Diagram

## 8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals MDIO (management data input/output) and MDC (management data clock). The electrical characteristics for MII, and RMII are specified in Section 8.1, "Ethernet Controller (10/100 Mbps)—MII/RMII Electrical Characteristics."



Local Bus

Figure 13 shows the MII management AC timing diagram.



Figure 13. MII Management Interface Timing Diagram

# 9 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8323E.

# 9.1 Local Bus DC Electrical Characteristics

Table 29 provides the DC electrical characteristics for the local bus interface.

Table 29. Local Bus DC Electrical Characteristics
---

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
High-level output voltage, I <sub>OH</sub> = −100 μA	V <sub>OH</sub>	OV <sub>DD</sub> – 0.2	—	V
Low-level output voltage, I <sub>OL</sub> = 100 μA	V <sub>OL</sub>	—	0.2	V
Input current	I <sub>IN</sub>	—	±5	μA

# 9.2 Local Bus AC Electrical Specifications

Table 30 describes the general timing parameters of the local bus interface of the MPC8323E.

Table 30. Local Bus General Timing Parameters

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	15	—	ns	2
Input setup to local bus clock (LCLKn)	t <sub>LBIVKH</sub>	7	—	ns	3, 4
Input hold from local bus clock (LCLKn)	t <sub>LBIXKH</sub>	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	—	ns	5



Figure 21 provides the boundary-scan timing diagram.



Figure 21. Boundary-Scan Timing Diagram





Figure 22. Test Access Port Timing Diagram



# 12 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8323E.

# 12.1 PCI DC Electrical Characteristics

Table 35 provides the DC electrical characteristics for the PCI interface of the MPC8323E.

Parameter	Symbol	Test Condition	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	$V_{OUT} \ge V_{OH}$ (min) or	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	$V_{OUT} \le V_{OL}$ (max)	-0.3	0.8	V
High-level output voltage	V <sub>OH</sub>	OV <sub>DD</sub> = min, I <sub>OH</sub> = −100 μA	OV <sub>DD</sub> – 0.2	_	V
Low-level output voltage	V <sub>OL</sub>	OV <sub>DD</sub> = min, I <sub>OL</sub> = 100 μA	_	0.2	V
Input current	I <sub>IN</sub>	$0 V \le V_{IN} \le OV_{DD}$	_	±5	μA

## Table 35. PCI DC Electrical Characteristics<sup>1,2</sup>

### Notes:

1. Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

2. Ranges listed do not meet the full range of the DC specifications of the PCI 2.3 Local Bus Specifications.

# 12.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8323E. Note that the PCI\_CLK or PCI\_SYNC\_IN signal is used as the PCI input clock depending on whether the MPC8323E is configured as a host or agent device. Table 36 shows the PCI AC timing specifications at 66 MHz.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Clock to output valid	t <sub>PCKHOV</sub>	_	6.0	ns	2
Output hold from clock	t <sub>PCKHOX</sub>	1	_	ns	2
Clock to output high impedence	t <sub>PCKHOZ</sub>	_	14	ns	2, 3
Input setup to clock	t <sub>PCIVKH</sub>	3.0	_	ns	2, 4
Input hold from clock	t <sub>PCIXKH</sub>	0	—	ns	2, 4

### Table 36. PCI AC Timing Specifications at 66 MHz

Notes:

The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>PCIVKH</sub> symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock, t<sub>SYS</sub>, reference (K) going to the high (H) state or setup time. Also, t<sub>PCRHFV</sub> symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
</sub>

- 2. See the timing measurement conditions in the PCI 2.3 Local Bus Specifications.
- 3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 4. Input timings are measured at the pin.

Figure 27 shows the PCI output AC timing conditions.



Figure 27. PCI Output AC Timing Measurement Condition

## **13 Timers**

This section describes the DC and AC electrical specifications for the timers of the MPC8323E.

## **13.1 Timer DC Electrical Characteristics**

Table 38 provides the DC electrical characteristics for the MPC8323E timer pins, including TIN, TOUT, TGATE, and RTC\_CLK.

Characteristic	Symbol	Condition	Min	Мах	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -6.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6.0 mA	-	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V
Input current	I <sub>IN</sub>	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{OV}_{\text{DD}}$	—	±5	μA

Table 38. Timer DC Electrical Characteristics

## 13.2 Timer AC Timing Specifications

Table 39 provides the timer input and output AC timing specifications.

### Table 39. Timer Input AC Timing Specifications<sup>1</sup>

Characteristic	Symbol <sup>2</sup>	Min	Unit
Timers inputs—minimum pulse width	t <sub>TIWID</sub>	20	ns

Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

2. Timer inputs and outputs are asynchronous to any visible clock. Timer outputs should be synchronized before use by any external synchronous logic. Timer inputs are required to be valid for at least t<sub>TIWID</sub> ns to ensure proper operation.



Figure 31 and Figure 32 represent the AC timing from Table 45. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 31 shows the SPI timing in slave mode (external clock).



Note: The clock edge is selectable on SPI.

### Figure 31. SPI AC Timing in Slave Mode (External Clock) Diagram

Figure 32 shows the SPI timing in master mode (internal clock).



Note: The clock edge is selectable on SPI.

Figure 32. SPI AC Timing in Master Mode (Internal Clock) Diagram

# 17 TDM/SI

This section describes the DC and AC electrical specifications for the time-division-multiplexed and serial interface of the MPC8323E.

# 17.1 TDM/SI DC Electrical Characteristics

Table 46 provides the DC electrical characteristics for the MPC8323E TDM/SI.

Characteristic	Symbol	Condition	Min	Max	Unit
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.5	V
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V

### Table 46. TDM/SI DC Electrical Characteristics



# 21.3 Pinout Listings

Table 55 shows the pin list of the MPC8323E.

### Table 55. MPC8323E PBGA Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes		
DDR Memory Controller Interface						
MEMC_MDQ0	AE9	IO	GV <sub>DD</sub>	—		
MEMC_MDQ1	AD10	IO	GV <sub>DD</sub>	—		
MEMC_MDQ2	AF10	IO	GV <sub>DD</sub>	—		
MEMC_MDQ3	AF9	IO	GV <sub>DD</sub>	—		
MEMC_MDQ4	AF7	IO	GV <sub>DD</sub>	—		
MEMC_MDQ5	AE10	IO	GV <sub>DD</sub>	—		
MEMC_MDQ6	AD9	IO	GV <sub>DD</sub>	—		
MEMC_MDQ7	AF8	IO	GV <sub>DD</sub>	—		
MEMC_MDQ8	AE6	IO	GV <sub>DD</sub>	—		
MEMC_MDQ9	AD7	IO	GV <sub>DD</sub>	—		
MEMC_MDQ10	AF6	IO	GV <sub>DD</sub>	—		
MEMC_MDQ11	AC7	IO	GV <sub>DD</sub>	—		
MEMC_MDQ12	AD8	IO	GV <sub>DD</sub>	—		
MEMC_MDQ13	AE7	IO	GV <sub>DD</sub>	—		
MEMC_MDQ14	AD6	IO	GV <sub>DD</sub>	—		
MEMC_MDQ15	AF5	IO	GV <sub>DD</sub>	—		
MEMC_MDQ16	AD18	IO	GV <sub>DD</sub>	—		
MEMC_MDQ17	AE19	IO	GV <sub>DD</sub>	—		
MEMC_MDQ18	AF17	IO	GV <sub>DD</sub>	—		
MEMC_MDQ19	AF19	IO	GV <sub>DD</sub>	—		
MEMC_MDQ20	AF18	IO	GV <sub>DD</sub>	—		
MEMC_MDQ21	AE18	IO	GV <sub>DD</sub>	—		
MEMC_MDQ22	AF20	IO	GV <sub>DD</sub>	—		
MEMC_MDQ23	AD19	IO	GV <sub>DD</sub>	—		
MEMC_MDQ24	AD21	IO	GV <sub>DD</sub>	—		
MEMC_MDQ25	AF22	IO	GV <sub>DD</sub>	_		
MEMC_MDQ26	AC21	IO	GV <sub>DD</sub>	_		
MEMC_MDQ27	AF21	IO	GV <sub>DD</sub>	_		
MEMC_MDQ28	AE21	IO	GV <sub>DD</sub>			



Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MEMC_MDQ29	AD20	IO	GV <sub>DD</sub>	—
MEMC_MDQ30	AF23	IO	GV <sub>DD</sub>	—
MEMC_MDQ31	AD22	IO	GV <sub>DD</sub>	—
MEMC_MDM0	AC9	0	GV <sub>DD</sub>	—
MEMC_MDM1	AD5	0	GV <sub>DD</sub>	—
MEMC_MDM2	AE20	0	GV <sub>DD</sub>	—
MEMC_MDM3	AE22	0	GV <sub>DD</sub>	—
MEMC_MDQS0	AE8	IO	GV <sub>DD</sub>	—
MEMC_MDQS1	AE5	IO	GV <sub>DD</sub>	—
MEMC_MDQS2	AC19	IO	GV <sub>DD</sub>	—
MEMC_MDQS3	AE23	IO	GV <sub>DD</sub>	—
MEMC_MBA0	AD16	0	GV <sub>DD</sub>	—
MEMC_MBA1	AD17	0	GV <sub>DD</sub>	—
MEMC_MBA2	AE17	0	GV <sub>DD</sub>	—
MEMC_MA0	AD12	0	GV <sub>DD</sub>	—
MEMC_MA1	AE12	0	GV <sub>DD</sub>	—
MEMC_MA2	AF12	0	GV <sub>DD</sub>	—
MEMC_MA3	AC13	0	GV <sub>DD</sub>	—
MEMC_MA4	AD13	0	GV <sub>DD</sub>	—
MEMC_MA5	AE13	0	GV <sub>DD</sub>	—
MEMC_MA6	AF13	0	GV <sub>DD</sub>	—
MEMC_MA7	AC15	0	GV <sub>DD</sub>	—
MEMC_MA8	AD15	0	GV <sub>DD</sub>	—
MEMC_MA9	AE15	0	GV <sub>DD</sub>	—
MEMC_MA10	AF15	0	GV <sub>DD</sub>	—
MEMC_MA11	AE16	0	GV <sub>DD</sub>	—
MEMC_MA12	AF16	0	GV <sub>DD</sub>	—
MEMC_MA13	AB16	0	GV <sub>DD</sub>	—
MEMC_MWE	AC17	0	GV <sub>DD</sub>	—
MEMC_MRAS	AE11	0	GV <sub>DD</sub>	—
MEMC_MCAS	AD11	0	GV <sub>DD</sub>	—
MEMC_MCS	AC11	0	GV <sub>DD</sub>	_

## Table 55. MPC8323E PBGA Pinout Listing (continued)



Signal	Package Pin Number	Pin Type	Power Supply	Notes
MEMC_MCKE	AD14	0	GV <sub>DD</sub>	3
MEMC_MCK	AF14	0	GV <sub>DD</sub>	—
MEMC_MCK	AE14	0	GV <sub>DD</sub>	—
MEMC_MODT	AF11	0	GV <sub>DD</sub>	—
Local B	us Controller Interface			
LAD0	N25	IO	OV <sub>DD</sub>	7
LAD1	P26	IO	OV <sub>DD</sub>	7
LAD2	P25	IO	OV <sub>DD</sub>	7
LAD3	R26	IO	OV <sub>DD</sub>	7
LAD4	R25	IO	OV <sub>DD</sub>	7
LAD5	T26	IO	OV <sub>DD</sub>	7
LAD6	T25	IO	OV <sub>DD</sub>	7
LAD7	U25	IO	OV <sub>DD</sub>	7
LAD8	M24	IO	OV <sub>DD</sub>	7
LAD9	N24	IO	OV <sub>DD</sub>	7
LAD10	P24	IO	OV <sub>DD</sub>	7
LAD11	R24	IO	OV <sub>DD</sub>	7
LAD12	T24	IO	OV <sub>DD</sub>	7
LAD13	U24	IO	OV <sub>DD</sub>	7
LAD14	U26	IO	OV <sub>DD</sub>	7
LAD15	V26	IO	OV <sub>DD</sub>	7
LA16	K25	0	OV <sub>DD</sub>	7
LA17	L25	0	OV <sub>DD</sub>	7
LA18	L26	0	OV <sub>DD</sub>	7
LA19	L24	0	OV <sub>DD</sub>	7
LA20	M26	0	OV <sub>DD</sub>	7
LA21	M25	0	OV <sub>DD</sub>	7
LA22	N26	0	OV <sub>DD</sub>	7
LA23	AC24	0	OV <sub>DD</sub>	7
LA24	AC25	0	OV <sub>DD</sub>	7
LA25	AB23	0	OV <sub>DD</sub>	7
LCSO	AB24	0	OV <sub>DD</sub>	4

## Table 55. MPC8323E PBGA Pinout Listing (continued)



Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Notes
LCS1	AB25	0	OV <sub>DD</sub>	4
LCS2	AA23	0	OV <sub>DD</sub>	4
LCS3	AA24	0	OV <sub>DD</sub>	4
LWEO	Y23	0	OV <sub>DD</sub>	4
LWE1	W25	0	OV <sub>DD</sub>	4
LBCTL	V25	0	OV <sub>DD</sub>	4
LALE	V24	0	OV <sub>DD</sub>	7
CFG_RESET_SOURCE[0]/LSDA10/LGPL0	L23	IO	OV <sub>DD</sub>	—
CFG_RESET_SOURCE[1]/LSDWE/LGPL1	K23	IO	OV <sub>DD</sub>	—
LSDRAS/LGPL2/LOE	J23	0	OV <sub>DD</sub>	4
CFG_RESET_SOURCE[2]/LSDCAS/LGPL3	H23	IO	OV <sub>DD</sub>	—
LGPL4/LGTA/LUPWAIT/LPBSE	G23	IO	OV <sub>DD</sub>	4, 8
LGPL5	AC22	0	OV <sub>DD</sub>	4
LCLK0	Y24	0	OV <sub>DD</sub>	7
LCLK1	Y25	0	OV <sub>DD</sub>	7
	DUART			•
UART_SOUT1/MSRCID0 (DDR ID)/LSRCID0	G1	IO	OV <sub>DD</sub>	—
UART_SIN1/MSRCID1 (DDR ID)/LSRCID1	G2	IO	OV <sub>DD</sub>	—
UART_CTS1/MSRCID2 (DDR ID)/LSRCID2	H3	IO	OV <sub>DD</sub>	—
UART_RTS1/MSRCID3 (DDR ID)/LSRCID3	K3	IO	OV <sub>DD</sub>	—
UART_SOUT2/MSRCID4 (DDR ID)/LSRCID4	H2	IO	OV <sub>DD</sub>	—
UART_SIN2/MDVAL (DDR ID)/LDVAL	H1	IO	OV <sub>DD</sub>	—
UART_CTS2	J3	IO	OV <sub>DD</sub>	—
UART_RTS2	K4	IO	OV <sub>DD</sub>	—
	I <sup>2</sup> C interface			•
IIC_SDA/CKSTOP_OUT	AE24	IO	OV <sub>DD</sub>	2
IIC_SCL/CKSTOP_IN	AF24	IO	OV <sub>DD</sub>	2
Programm	able Interrupt Controller			•
MCP_OUT	AD25	0	OV <sub>DD</sub>	—
IRQ0/MCP_IN	AD26	I	OV <sub>DD</sub>	—
IRQ1	K1	IO	OV <sub>DD</sub>	—
IRQ2	K2	I	OV <sub>DD</sub>	—

## Table 55. MPC8323E PBGA Pinout Listing (continued)



Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GPIO_PD10/GTM1_TIN2/GTM2_TIN1/CLK17	J24	IO	OV <sub>DD</sub>	—
GPIO_PD11/GTM1_TGATE2/GTM2_TGATE1	B25	Ю	OV <sub>DD</sub>	—
GPIO_PD12/GTM1_TOUT2/GTM2_TOUT1	C4	IO	OV <sub>DD</sub>	—
GPIO_PD13/GTM1_TIN3/GTM2_TIN4/BRGO8	D4	IO	OV <sub>DD</sub>	—
GPIO_PD14/GTM1_TGATE3/GTM2_TGATE4	D5	IO	OV <sub>DD</sub>	—
GPIO_PD15/GTM1_TOUT3	A5	IO	OV <sub>DD</sub>	—
GPIO_PD16/GTM1_TIN4/GTM2_TIN3	B5	IO	OV <sub>DD</sub>	—
GPIO_PD17/GTM1_TGATE4/GTM2_TGATE3	C5	IO	OV <sub>DD</sub>	—
GPIO_PD18/GTM1_TOUT4/GTM2_TOUT3	A6	IO	OV <sub>DD</sub>	—
GPIO_PD19/CE_RISC1_INT/CE_EXT_REQ4	B6	IO	OV <sub>DD</sub>	—
GPIO_PD20/CLK18/BRGO6	D21	Ю	OV <sub>DD</sub>	—
GPIO_PD21/CLK16/BRG05/UPC1_CLKO	C19	Ю	OV <sub>DD</sub>	—
GPIO_PD22/CLK4/BRGO9/UCC2_CLKO	A7	Ю	OV <sub>DD</sub>	—
GPIO_PD23/CLK3/BRGO10/UCC3_CLKO	B7	IO	OV <sub>DD</sub>	—
GPIO_PD24/CLK10/BRGO2/UCC4_CLKO	A12	Ю	OV <sub>DD</sub>	—
GPIO_PD25/CLK13/BRGO16/UCC5_CLKO	B10	IO	OV <sub>DD</sub>	—
GPIO_PD26/CLK2/BRGO4/UCC1_CLKO	E4	IO	OV <sub>DD</sub>	—
GPIO_PD27/CLK1/BRGO3	F4	IO	OV <sub>DD</sub>	—
GPIO_PD28/CLK19/BRGO11	D15	IO	OV <sub>DD</sub>	—
GPIO_PD29/CLK15/BRGO8	C6	IO	OV <sub>DD</sub>	—
GPIO_PD30/CLK14	D6	IO	OV <sub>DD</sub>	—
GPIO_PD31/CLK7/BRGO15	E24	IO	OV <sub>DD</sub>	—
Power	and Ground Supplies			
GV <sub>DD</sub>	AA8, AA10, AA11, AA13, AA14, AA16, AA17, AA19, AA21, AB9, AB10, AB11, AB12, AB14, AB18, AB20, AB21, AC6, AC8, AC14, AC18	GV <sub>DD</sub>		
OV <sub>DD</sub>	E5, E6, E8, E9, E10, E12, E14, E15, E16, E18, E19, E20, E22, F5, F6, F8, F10, F14, F16, F19, F22, G22, H5, H6, H21, J5, J22, K21, K22, L5, L6, L22, M5, M22, N5, N21, N22, P6, P22, P23, R5, R23, T5, T21, T22, U6, U22, V5, V22, W22, Y5, AB5, AB6, AC5	OV <sub>DD</sub>	_	_

## Table 55. MPC8323E PBGA Pinout Listing (continued)

### MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4



## 22.1 Clocking in PCI Host Mode

When the MPC8323E is configured as a PCI host device (RCWH[PCIHOST] = 1), CLKIN is its primary input clock. CLKIN feeds the PCI clock divider ( $\div$ 2) and the PCI\_SYNC\_OUT and PCI\_CLK\_OUT multiplexors. The CFG\_CLKIN\_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI\_SYNC\_OUT signal.

PCI\_SYNC\_OUT is connected externally to PCI\_SYNC\_IN to allow the internal clock subsystem to synchronize to the system PCI clocks. PCI\_SYNC\_OUT must be connected properly to PCI\_SYNC\_IN, with equal delay to all PCI agent devices in the system.

# 22.1.1 PCI Clock Outputs (PCI\_CLK\_OUT[0:2])

When the MPC8323E is configured as a PCI host, it provides three separate clock output signals, PCI\_CLK\_OUT[0:2], for external PCI agents.

When the device comes out of reset, the PCI clock outputs are disabled and are actively driven to a steady low state. Each of the individual clock outputs can be enabled (enable toggling of the clock) by setting its corresponding OCCR[PCICOEn] bit. All output clocks are phase-aligned to each other.

# 22.2 Clocking in PCI Agent Mode

When the MPC8323E is configured as a PCI agent device, PCI\_CLK is the primary input clock. In agent mode, the CLKIN signal should be tied to GND, and the clock output signals, PCI\_CLK\_OUT*n* and PCI\_SYNC\_OUT, are not used.

# 22.3 System Clock Domains

As shown in Figure 43, the primary clock input (frequency) is multiplied up by the system phase-locked loop (PLL) and the clock unit to create three major clock domains:

- The coherent system bus clock (*csb\_clk*)
- The QUICC Engine clock (*ce\_clk*)
- The internal clock for the DDR controller (*ddr\_clk*)
- The internal clock for the local bus controller (*lb\_clk*)

The *csb\_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

 $csb_clk = [PCI_SYNC_IN \times (1 + \sim \overline{CFG_CLKIN_DIV})] \times SPMF$ 

In PCI host mode, PCI\_SYNC\_IN  $\times$  (1 +  $\sim \overline{CFG}_{CLKIN}_{DIV}$ ) is the CLKIN frequency.

The *csb\_clk* serves as the clock input to the e300c2 core. A second PLL inside the core multiplies up the *csb\_clk* frequency to create the internal clock for the core (*core\_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL) which is loaded at power-on reset or by one of the hard-coded reset options. See the "Reset Configuration" section in the *MPC8323E PowerQUICC II Pro Communications Processor Reference Manual* for more information.



Characteristic <sup>1</sup>	Max Operating Frequency	Unit
DDR1/DDR2 memory bus frequency (MCLK) <sup>2</sup>	133	MHz
Local bus frequency (LCLKn) <sup>3</sup>	66	MHz
PCI input frequency (CLKIN or PCI_CLK)	66	MHz

### Table 57. Operating Frequencies for PBGA (continued)

<sup>1</sup> The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting *csb\_clk*, MCLK, LCLK[0:2], and *core\_clk* frequencies do not exceed their respective maximum or minimum operating frequencies.

<sup>2</sup> The DDR1/DDR2 data rate is 2× the DDR1/DDR2 memory bus frequency.

<sup>3</sup> The local bus frequency is 1/2, 1/4, or 1/8 of the *lb\_clk* frequency (depending on LCRR[CLKDIV]) which is in turn 1× or 2× the *csb\_clk* frequency (depending on RCWL[LBCM]).

## 22.4 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 58 shows the multiplication factor encodings for the system PLL.

### NOTE

System PLL VCO frequency =  $2 \times (CSB \text{ frequency}) \times (System PLL VCO divider})$ .

The VCO divider needs to be set properly so that the System PLL VCO frequency is in the range of 300–600 MHz.

RCWL[SPMF]	System PLL Multiplication Factor
0000	Reserved
0001	Reserved
0010	× 2
0011	× 3
0100	× 4
0101	× 5
0110	× 6
0111-1111	Reserved

### Table 58. System PLL Multiplication Factors

As described in Section 22, "Clocking," the LBCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG\_CLKIN\_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI\_CLK) and the internal coherent system bus clock (*csb\_clk*). Table 59



### Clocking

shows the expected frequency values for the CSB frequency for select *csb\_clk* to CLKIN/PCI\_SYNC\_IN ratios.

		csh.clk:		ck Frequen	cy (MHz) <sup>2</sup>
CFG_CLKIN_DIV_B at Reset <sup>1</sup>	SPMF	Input Clock	25	33.33	66.67
		Ratio -	csb_cll	y (MHz)	
High	0010	2 : 1			133
High	0011	3 : 1	-	100	
High	0100	4 : 1	100	133	
High	0101	5 : 1	125		
High	0110	6 : 1			
High	0111	7:1			
High	1000	8:1			
High	1001	9:1			
High	1010	10 : 1			
High	1011	11 : 1			
High	1100	12 : 1			
High	1101	13 : 1			
High	1110	14 : 1			
High	1111	15 : 1			
High	0000	16 : 1			
Low	0010	2 : 1			133
Low	0011	3 : 1		100	
Low	0100	4 : 1		133	
Low	0101	5 : 1			
Low	0110	6 : 1			
Low	0111	7:1			
Low	1000	8 : 1			
Low	1001	9:1			
Low	1010	10 : 1			
Low	1011	11 : 1			
Low	1100	12 : 1	1		
Low	1101	13 : 1	1		
Low	1110	14 : 1			
Low	1111	15 : 1			
Low	0000	16 : 1			

### Table 59. CSB Frequency Options

<sup>1</sup> CFG\_CLKIN\_DIV\_B is only used for host mode; CLKIN must be tied low and

CFG\_CLKIN\_DIV\_B must be pulled up (high) in agent mode.

<sup>2</sup> CLKIN is the input clock in host mode; PCI\_CLK is the input clock in agent mode.



(edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_B + (R_{\theta JB} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)

 $T_B$  = board temperature at the package perimeter (°C)

 $R_{\theta IB}$  = junction-to-board thermal resistance (°C/W) per JESD51-8

 $P_D$  = power dissipation in package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

## 23.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)

 $T_T$  = thermocouple temperature on top of package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

## 23.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

In some application environments, a heat sink is required to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$



Thermal

where:

 $R_{\theta IA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device.

To illustrate the thermal performance of the devices with heat sinks, the thermal performance has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, air flow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following list:

Aavid Thermalloy 80 Commercial St. Concord, NH 03301 Internet: www.aavidthermalloy.com	603-224-9988
Alpha Novatech 473 Sapena Ct. #12 Santa Clara, CA 95054 Internet: www.alphanovatech.com	408-567-8082
International Electronic Research Corporation (IERC) 413 North Moss St. Burbank, CA 91502 Internet: www.ctscorp.com	818-842-7277
Millennium Electronics (MEI) Loroco Sites 671 East Brokaw Road San Jose, CA 95112 Internet: www.mei-thermal.com	408-436-8770
Tyco Electronics Chip Coolers <sup>™</sup> P.O. Box 3668 Harrisburg, PA 17105-3668 Internet: www.chipcoolers.com	800-522-2800



### **Document Revision History**

## Table 67. Document Revision History

Rev. No.	Date	Substantive Change(s)
2	4/2008	<ul> <li>Removed Figures 2 and 3 overshoot and undershoot voltage specs from Section 2.1.2, "Power Supply Voltage Specification," and footnotes 4 and 5 from Table 1.</li> <li>Corrected QUIESCE signal to be an output signal in Table 55.</li> <li>Added column for GVDD (1.8 V) - DDR2 - to Table 6 with 0.212-W typical power dissipation.</li> <li>Added Figure 4 DDR input timing diagram.</li> <li>Removed CE_TRB* and CE_PIO* signals from Table 55.</li> <li>Added three local bus AC specifications to Table 30 (duty cycle, jitter, delay between input clock and local bus clock).</li> <li>Added row in Table 2 stating junction temperature range of 0 to 105•C.</li> <li>Modified Section 2.2, "Power Sequencing," to include PORESET requirement.</li> </ul>
1	6/2007	Correction to descriptive text in Section 2.2.
0	6/2007	Initial release.