

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300c2
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	333MHz
Co-Processors/DSP	Communications; QUICC Engine
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (3)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8323zqafdc">https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8323zqafdc</a>

## NOTE

The QUICC Engine block can also support a UTOPIA level 2 capable of supporting 31 multi-PHY (MPC8323E- and MPC8323-specific).

The MPC8323E security engine (SEC 2.2) allows CPU-intensive cryptographic operations to be offloaded from the main CPU core. The security-processing accelerator provides hardware acceleration for the DES, 3DES, AES, SHA-1, and MD-5 algorithms.

In summary, the MPC8323E family provides users with a highly integrated, fully programmable communications processor. This helps ensure that a low-cost system solution can be quickly developed and offers flexibility to accommodate new standards and evolving system requirements.

## 1.1 MPC8323E Features

Major features of the MPC8323E are as follows:

- High-performance, low-power, and cost-effective single-chip data-plane/control-plane solution for ATM or IP/Ethernet packet processing (or both).
- MPC8323E QUICC Engine block offers a future-proof solution for next generation designs by supporting programmable protocol termination and network interface termination to meet evolving protocol standards.
- Single platform architecture supports the convergence of IP packet networks and ATM networks.
- DDR1/DDR2 memory controller—one 32-bit interface at up to 266 MHz supporting both DDR1 and DDR2.
- An e300c2 core built on Power Architecture technology with 16-Kbyte instruction and data caches, and dual integer units.
- Peripheral interfaces such as 32-bit PCI (2.2) interface up to 66-MHz operation, 16-bit local bus interface up to 66-MHz operation, and USB 2.0 (full-/low-speed).
- Security engine provides acceleration for control and data plane security protocols.
- High degree of software compatibility with previous-generation PowerQUICC processor-based designs for backward compatibility and easier software migration.

### 1.1.1 Protocols

The protocols are as follows:

- ATM SAR up to 155 Mbps (OC-3) full duplex, with ATM traffic shaping (ATF TM4.1)
- Support for ATM AAL1 structured and unstructured circuit emulation service (CES 2.0)
- Support for IMA and ATM transmission convergence sub-layer
- ATM OAM handling features compatible with ITU-T I.610
- IP termination support for IPv4 and IPv6 packets including TOS, TTL, and header checksum processing
- Extensive support for ATM statistics and Ethernet RMON/MIB statistics
- Support for 64 channels of HDLC/transparent

## 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8323E. The MPC8323E is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

### 2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

#### 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

Table 1. Absolute Maximum Ratings<sup>1</sup>

Characteristic		Symbol	Max Value	Unit	Notes
Core supply voltage		$V_{DD}$	-0.3 to 1.26	V	—
PLL supply voltage		$AV_{DDn}$	-0.3 to 1.26	V	—
DDR1 and DDR2 DRAM I/O voltage		$GV_{DD}$	-0.3 to 2.75 -0.3 to 1.98	V	—
PCI, local bus, DUART, system control and power management, I <sup>2</sup> C, SPI, MII, RMII, MII management, and JTAG I/O voltage		$OV_{DD}$	-0.3 to 3.6	V	—
Input voltage	DDR1/DDR2 DRAM signals	$MV_{IN}$	-0.3 to ( $GV_{DD} + 0.3$ )	V	2
	DDR1/DDR2 DRAM reference	$MV_{REF}$	-0.3 to ( $GV_{DD} + 0.3$ )	V	2
	Local bus, DUART, CLKIN, system control and power management, I <sup>2</sup> C, SPI, and JTAG signals	$OV_{IN}$	-0.3 to ( $OV_{DD} + 0.3$ )	V	3
	PCI	$OV_{IN}$	-0.3 to ( $OV_{DD} + 0.3$ )	V	5
Storage temperature range		$T_{STG}$	-55 to 150	°C	—

**Notes:**

- Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- Caution:**  $MV_{IN}$  must not exceed  $GV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.
- Caution:**  $OV_{IN}$  must not exceed  $OV_{DD}$  by more than 0.3 V. This limit may be exceeded for a maximum of 100 ms during power-on reset and power-down sequences.

**Table 7. CLKIN DC Electrical Characteristics (continued)**

CLKIN input current	$0\text{ V} \leq V_{IN} \leq OV_{DD}$	$I_{IN}$	—	$\pm 5$	$\mu\text{A}$
PCI_SYNC_IN input current	$0\text{ V} \leq V_{IN} \leq 0.5\text{ V}$ or $OV_{DD} - 0.5\text{ V} \leq V_{IN} \leq OV_{DD}$	$I_{IN}$	—	$\pm 5$	$\mu\text{A}$
PCI_SYNC_IN input current	$0.5\text{ V} \leq V_{IN} \leq OV_{DD} - 0.5\text{ V}$	$I_{IN}$	—	$\pm 50$	$\mu\text{A}$

## 4.2 AC Electrical Characteristics

The primary clock source for the MPC8323E can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Table 8 provides the clock input (CLKIN/PCI\_CLK) AC timing specifications for the MPC8323E.

**Table 8. CLKIN AC Timing Specifications**

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
CLKIN/PCI_CLK frequency	$f_{CLKIN}$	25	—	66.67	MHz	1
CLKIN/PCI_CLK cycle time	$t_{CLKIN}$	15	—	—	ns	—
CLKIN rise and fall time	$t_{KH}, t_{KL}$	0.6	0.8	4	ns	2
PCI_CLK rise and fall time	$t_{PCH}, t_{PCL}$	0.6	0.8	1.2	ns	2
CLKIN/PCI_CLK duty cycle	$t_{KHK}/t_{CLKIN}$	40	—	60	%	3
CLKIN/PCI_CLK jitter	—	—	—	$\pm 150$	ps	4, 5

**Notes:**

- Caution:** The system, core, security, and QUICC Engine block must not exceed their respective maximum or minimum operating frequencies.
- Rise and fall times for CLKIN/PCI\_CLK are measured at 0.4 and 2.7 V.
- Timing is guaranteed by design and characterization.
- This represents the total input jitter—short term and long term—and is guaranteed by design.
- The CLKIN/PCI\_CLK driver's closed loop jitter bandwidth should be < 500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.

## 5 RESET Initialization

This section describes the AC electrical specifications for the reset initialization timing requirements of the MPC8323E. Table 9 provides the reset initialization AC timing specifications for the reset component(s).

**Table 9. RESET Initialization Timing Specifications**

Parameter/Condition	Min	Max	Unit	Notes
Required assertion time of $\overline{HRESET}$ or $\overline{SRESET}$ (input) to activate reset flow	32	—	$t_{PCI\_SYNC\_IN}$	1
Required assertion time of $\overline{PORESET}$ with stable clock applied to CLKIN when the MPC8323E is in PCI host mode	32	—	$t_{CLKIN}$	2
Required assertion time of $\overline{PORESET}$ with stable clock applied to PCI_SYNC_IN when the MPC8323E is in PCI agent mode	32	—	$t_{PCI\_SYNC\_IN}$	1

## 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8323E.

### 7.1 DUART DC Electrical Characteristics

Table 20 provides the DC electrical characteristics for the DUART interface of the MPC8323E.

**Table 20. DUART DC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
High-level input voltage	$V_{IH}$	2	$OV_{DD} + 0.3$	V
Low-level input voltage $OV_{DD}$	$V_{IL}$	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \mu A$	$V_{OH}$	$OV_{DD} - 0.2$	—	V
Low-level output voltage, $I_{OL} = 100 \mu A$	$V_{OL}$	—	0.2	V
Input current ( $0 V \leq V_{IN} \leq OV_{DD}$ ) <sup>1</sup>	$I_{IN}$	—	$\pm 5$	$\mu A$

**Note:**

- Note that the symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1 and Table 2.

### 7.2 DUART AC Electrical Specifications

Table 21 provides the AC timing parameters for the DUART interface of the MPC8323E.

**Table 21. DUART AC Timing Specifications**

Parameter	Value	Unit	Notes
Minimum baud rate	256	baud	
Maximum baud rate	> 1,000,000	baud	1
Oversample rate	16	—	2

**Notes:**

- Actual attainable baud rate is limited by the latency of interrupt processing.
- The middle of a start bit is detected as the 8<sup>th</sup> sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16<sup>th</sup> sample.

## 8 Ethernet and MII Management

This section provides the AC and DC electrical characteristics for Ethernet and MII management.

### 8.1 Ethernet Controller (10/100 Mbps)—MII/RMII Electrical Characteristics

The electrical characteristics specified here apply to all MII (media independent interface) and RMII (reduced media independent interface), except MDIO (management data input/output) and MDC

## 8.2.2.1 RMIITransmit AC Timing Specifications

Table 23 provides the RMIITransmit AC timing specifications.

**Table 25. RMIITransmit AC Timing Specifications**


At recommended operating conditions with  $OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Max	Unit
REF_CLK clock	$t_{RMX}$	—	20	—	ns
REF_CLK duty cycle	$t_{RMXH}/t_{RMX}$	35	—	65	%
REF_CLK to RMIITransmit data TXD[1:0], TX_EN delay	$t_{RMTKHDX}$	2	—	10	ns
REF_CLK data clock rise $V_{IL}(\text{min})$ to $V_{IH}(\text{max})$	$t_{RMXR}$	1.0	—	4.0	ns
REF_CLK data clock fall $V_{IH}(\text{max})$ to $V_{IL}(\text{min})$	$t_{RMXF}$	1.0	—	4.0	ns

**Note:**

- The symbols used for timing specifications follow the pattern of  $t_{(\text{first three letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{RMTKHDX}$  symbolizes RMIITransmit timing (RMT) for the time  $t_{RMX}$  clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of  $t_{RMX}$  represents the RMIITransmit (RM) reference (X) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 10 shows the RMIITransmit AC timing diagram.



**Figure 10. RMIITransmit AC Timing Diagram**

## 8.2.2.2 RMIITransmit Receive AC Timing Specifications

Table 24 provides the RMIITransmit Receive AC timing specifications.

**Table 26. RMIITransmit Receive AC Timing Specifications**

At recommended operating conditions with  $OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Max	Unit
REF_CLK clock period	$t_{RMX}$	—	20	—	ns
REF_CLK duty cycle	$t_{RMXH}/t_{RMX}$	35	—	65	%
RXD[1:0], CRS_DV, RX_ER setup time to REF_CLK	$t_{RMRDVKH}$	4.0	—	—	ns
RXD[1:0], CRS_DV, RX_ER hold time to REF_CLK	$t_{RMRDXKH}$	2.0	—	—	ns
REF_CLK clock rise $V_{IL}(\text{min})$ to $V_{IH}(\text{max})$	$t_{RMXR}$	1.0	—	4.0	ns

### 8.3.1 MII Management DC Electrical Characteristics

MDC and MDIO are defined to operate at a supply voltage of 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in [Table 27](#).

**Table 27. MII Management DC Electrical Characteristics When Powered at 3.3 V**

Parameter	Symbol	Conditions	Min	Max	Unit
Supply voltage (3.3 V)	$OV_{DD}$	—	2.97	3.63	V
Output high voltage	$V_{OH}$	$I_{OH} = -1.0 \text{ mA}$   $OV_{DD} = \text{Min}$	2.10	$OV_{DD} + 0.3$	V
Output low voltage	$V_{OL}$	$I_{OL} = 1.0 \text{ mA}$   $OV_{DD} = \text{Min}$	GND	0.50	V
Input high voltage	$V_{IH}$	—	2.00	—	V
Input low voltage	$V_{IL}$	—	—	0.80	V
Input current	$I_{IN}$	$0 \text{ V} \leq V_{IN} \leq OV_{DD}$	—	$\pm 5$	$\mu\text{A}$

### 8.3.2 MII Management AC Electrical Specifications

[Table 28](#) provides the MII management AC timing specifications.

**Table 28. MII Management AC Timing Specifications**

At recommended operating conditions with  $OV_{DD}$  is 3.3 V  $\pm$  10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typical	Max	Unit	Notes
MDC frequency	$f_{MDC}$	—	2.5	—	MHz	—
MDC period	$t_{MDC}$	—	400	—	ns	—
MDC clock pulse width high	$t_{MDCH}$	32	—	—	ns	—
MDC to MDIO delay	$t_{MDKHDX}$	10	—	70	ns	—
MDIO to MDC setup time	$t_{MDVVKH}$	5	—	—	ns	—
MDIO to MDC hold time	$t_{MDXVKH}$	0	—	—	ns	—
MDC rise time	$t_{MDCR}$	—	—	10	ns	—
MDC fall time	$t_{MDHF}$	—	—	10	ns	—

**Note:**

- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{MDKHDX}$  symbolizes management data timing (MD) for the time  $t_{MDC}$  from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also,  $t_{MDVVKH}$  symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{MDC}$  clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 15 through Figure 17 show the local bus signals.




Figure 15. Local Bus Signals, Nonspecial Signals Only




Figure 16. Local Bus Signals, GPCM/UPM Signals for  $LCRR[CLKDIV] = 2$



**Table 32. JTAG AC Timing Specifications (Independent of CLKIN)<sup>1</sup> (continued)**


At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock to output high impedance:				ns	
Boundary-scan data	$t_{JTKLDZ}$	2	19		5, 6
TDO	$t_{JTKLOZ}$	2	9		6

**Notes:**


- All outputs are measured from the midpoint voltage of the falling/rising edge of  $t_{TCLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load (see Figure 14). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- The symbols used for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{JTDV KH}$  symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{JTDX KH}$  symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{JTG}$  clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- $\overline{TRST}$  is an asynchronous level sensitive signal. The setup time is for test purposes only.
- Non-JTAG signal input timing with respect to  $t_{TCLK}$ .
- Non-JTAG signal output timing with respect to  $t_{TCLK}$ .
- Guaranteed by design and characterization.

Figure 18 provides the AC test load for TDO and the boundary-scan outputs of the MPC8323E.




**Figure 18. AC Test Load for the JTAG Interface**

Figure 19 provides the JTAG clock input timing diagram.



**Figure 19. JTAG Clock Input Timing Diagram**

Figure 20 provides the  $\overline{TRST}$  timing diagram.



**Figure 20.  $\overline{TRST}$  Timing Diagram**

Figure 21 provides the boundary-scan timing diagram.




Figure 21. Boundary-Scan Timing Diagram

Figure 22 provides the test access port timing diagram.




Figure 22. Test Access Port Timing Diagram

## 11 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8323E.

### 11.1 I<sup>2</sup>C DC Electrical Characteristics

Table 33 provides the DC electrical characteristics for the I<sup>2</sup>C interface of the MPC8323E.

**Table 33. I<sup>2</sup>C DC Electrical Characteristics**

At recommended operating conditions with  $OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	$V_{IH}$	$0.7 \times OV_{DD}$	$OV_{DD} + 0.3$	V	—
Input low voltage level	$V_{IL}$	-0.3	$0.3 \times OV_{DD}$	V	—
Low level output voltage	$V_{OL}$	0	0.4	V	1
Output fall time from $V_{IH}(\text{min})$ to $V_{IL}(\text{max})$ with a bus capacitance from 10 to 400 pF	$t_{I2KLV}$	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	$t_{I2KHL}$	0	50	ns	3
Capacitance for each I/O pin	$C_I$	—	10	pF	—
Input current ( $0\text{ V} \leq V_{IN} \leq OV_{DD}$ )	$I_{IN}$	—	$\pm 5$	$\mu\text{A}$	4

**Notes:**

- Output voltage (open drain or open collector) condition = 3 mA sink current.
- $C_B$  = capacitance of one bus line in pF.
- Refer to the *MPC8323E PowerQUICC II Pro Integrated Communications Processor Reference Manual* for information on the digital filter used.
- I/O pins obstructs the SDA and SCL lines if  $OV_{DD}$  is switched off.

### 11.2 I<sup>2</sup>C AC Electrical Specifications

Table 34 provides the AC timing parameters for the I<sup>2</sup>C interface of the MPC8323E.

**Table 34. I<sup>2</sup>C AC Electrical Specifications**

All values refer to  $V_{IH}(\text{min})$  and  $V_{IL}(\text{max})$  levels (see Table 33).

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	
SCL clock frequency	$f_{I2C}$	0	400	kHz	
Low period of the SCL clock	$t_{I2CL}$	1.3	—	$\mu\text{s}$	
High period of the SCL clock	$t_{I2CH}$	0.6	—	$\mu\text{s}$	
Setup time for a repeated START condition	$t_{I2SVKH}$	0.6	—	$\mu\text{s}$	
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	$t_{I2SXKL}$	0.6	—	$\mu\text{s}$	
Data setup time	$t_{I2DVKH}$	100	—	ns	
Data hold time:	CBUS compatible masters I <sup>2</sup> C bus devices	$t_{I2DXKL}$	— $0^2$	— $0.9^3$	$\mu\text{s}$

Table 37 shows the PCI AC timing specifications at 33 MHz.


**Table 37. PCI AC Timing Specifications at 33 MHz**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Clock to output valid	$t_{PCKHOV}$	—	11	ns	2
Output hold from clock	$t_{PCKHOX}$	2	—	ns	2
Clock to output high impedance	$t_{PCKHOZ}$	—	14	ns	2, 3
Input setup to clock	$t_{PCIVKH}$	3.0	—	ns	2, 4
Input hold from clock	$t_{PCIXKH}$	0	—	ns	2, 4

**Notes:**


1. The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{PCIVKH}$  symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI\_SYNC\_IN clock,  $t_{SYS}$ , reference (K) going to the high (H) state or setup time. Also,  $t_{PCRHFV}$  symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.
2. See the timing measurement conditions in the *PCI 2.3 Local Bus Specifications*.
3. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
4. Input timings are measured at the pin.

Figure 25 provides the AC test load for PCI.



**Figure 25. PCI AC Test Load**

Figure 26 shows the PCI input AC timing conditions.



**Figure 26. PCI Input AC Timing Measurement Conditions**

**Table 46. TDM/SI DC Electrical Characteristics (continued)**

Characteristic	Symbol	Condition	Min	Max	Unit
Input low voltage	$V_{IL}$	—	-0.3	0.8	V
Input current	$I_{IN}$	$0\text{ V} \leq V_{IN} \leq OV_{DD}$	—	$\pm 5$	$\mu\text{A}$

## 17.2 TDM/SI AC Timing Specifications

Table 47 provides the TDM/SI input and output AC timing specifications.


**Table 47. TDM/SI AC Timing Specifications<sup>1</sup>**

Characteristic	Symbol <sup>2</sup>	Min	Max	Unit
TDM/SI outputs—External clock delay	$t_{SEKHOV}$	2	12	ns
TDM/SI outputs—External clock High Impedance	$t_{SEKHOX}$	2	10	ns
TDM/SI inputs—External clock input setup time	$t_{SEIVKH}$	5	—	ns
TDM/SI inputs—External clock input hold time	$t_{SEIXKH}$	2	—	ns

**Notes:**


- Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.
- The symbols used for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{SEKHOX}$  symbolizes the TDM/SI outputs external timing (SE) for the time  $t_{TDM/SI}$  memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).

Figure 33 provides the AC test load for the TDM/SI.



**Figure 33. TDM/SI AC Test Load**

Figure 34 represents the AC timing from Table 47. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.



**Note:** The clock edge is selectable on TDM/SI.

**Figure 34. TDM/SI AC Timing (External Clock) Diagram**

Figure 35 provides the AC test load for the UTOPIA.




Figure 35. UTOPIA AC Test Load

Figure 36 and Figure 37 represent the AC timing from Table 49. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 36 shows the UTOPIA timing with external clock.




Figure 36. UTOPIA AC Timing (External Clock) Diagram

Figure 37 shows the UTOPIA timing with internal clock.




Figure 37. UTOPIA AC Timing (Internal Clock) Diagram

## 21.3 Pinout Listings

Table 55 shows the pin list of the MPC8323E.

**Table 55. MPC8323E PBGA Pinout Listing**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<b>DDR Memory Controller Interface</b>				
MEMC_MDQ0	AE9	IO	GV <sub>DD</sub>	—
MEMC_MDQ1	AD10	IO	GV <sub>DD</sub>	—
MEMC_MDQ2	AF10	IO	GV <sub>DD</sub>	—
MEMC_MDQ3	AF9	IO	GV <sub>DD</sub>	—
MEMC_MDQ4	AF7	IO	GV <sub>DD</sub>	—
MEMC_MDQ5	AE10	IO	GV <sub>DD</sub>	—
MEMC_MDQ6	AD9	IO	GV <sub>DD</sub>	—
MEMC_MDQ7	AF8	IO	GV <sub>DD</sub>	—
MEMC_MDQ8	AE6	IO	GV <sub>DD</sub>	—
MEMC_MDQ9	AD7	IO	GV <sub>DD</sub>	—
MEMC_MDQ10	AF6	IO	GV <sub>DD</sub>	—
MEMC_MDQ11	AC7	IO	GV <sub>DD</sub>	—
MEMC_MDQ12	AD8	IO	GV <sub>DD</sub>	—
MEMC_MDQ13	AE7	IO	GV <sub>DD</sub>	—
MEMC_MDQ14	AD6	IO	GV <sub>DD</sub>	—
MEMC_MDQ15	AF5	IO	GV <sub>DD</sub>	—
MEMC_MDQ16	AD18	IO	GV <sub>DD</sub>	—
MEMC_MDQ17	AE19	IO	GV <sub>DD</sub>	—
MEMC_MDQ18	AF17	IO	GV <sub>DD</sub>	—
MEMC_MDQ19	AF19	IO	GV <sub>DD</sub>	—
MEMC_MDQ20	AF18	IO	GV <sub>DD</sub>	—
MEMC_MDQ21	AE18	IO	GV <sub>DD</sub>	—
MEMC_MDQ22	AF20	IO	GV <sub>DD</sub>	—
MEMC_MDQ23	AD19	IO	GV <sub>DD</sub>	—
MEMC_MDQ24	AD21	IO	GV <sub>DD</sub>	—
MEMC_MDQ25	AF22	IO	GV <sub>DD</sub>	—
MEMC_MDQ26	AC21	IO	GV <sub>DD</sub>	—
MEMC_MDQ27	AF21	IO	GV <sub>DD</sub>	—
MEMC_MDQ28	AE21	IO	GV <sub>DD</sub>	—

Table 55. MPC8323E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MEMC_MCKE	AD14	O	GV <sub>DD</sub>	3
MEMC_MCK	AF14	O	GV <sub>DD</sub>	—
$\overline{\text{MEMC\_MCK}}$	AE14	O	GV <sub>DD</sub>	—
MEMC_MODT	AF11	O	GV <sub>DD</sub>	—
<b>Local Bus Controller Interface</b>				
LAD0	N25	IO	OV <sub>DD</sub>	7
LAD1	P26	IO	OV <sub>DD</sub>	7
LAD2	P25	IO	OV <sub>DD</sub>	7
LAD3	R26	IO	OV <sub>DD</sub>	7
LAD4	R25	IO	OV <sub>DD</sub>	7
LAD5	T26	IO	OV <sub>DD</sub>	7
LAD6	T25	IO	OV <sub>DD</sub>	7
LAD7	U25	IO	OV <sub>DD</sub>	7
LAD8	M24	IO	OV <sub>DD</sub>	7
LAD9	N24	IO	OV <sub>DD</sub>	7
LAD10	P24	IO	OV <sub>DD</sub>	7
LAD11	R24	IO	OV <sub>DD</sub>	7
LAD12	T24	IO	OV <sub>DD</sub>	7
LAD13	U24	IO	OV <sub>DD</sub>	7
LAD14	U26	IO	OV <sub>DD</sub>	7
LAD15	V26	IO	OV <sub>DD</sub>	7
LA16	K25	O	OV <sub>DD</sub>	7
LA17	L25	O	OV <sub>DD</sub>	7
LA18	L26	O	OV <sub>DD</sub>	7
LA19	L24	O	OV <sub>DD</sub>	7
LA20	M26	O	OV <sub>DD</sub>	7
LA21	M25	O	OV <sub>DD</sub>	7
LA22	N26	O	OV <sub>DD</sub>	7
LA23	AC24	O	OV <sub>DD</sub>	7
LA24	AC25	O	OV <sub>DD</sub>	7
LA25	AB23	O	OV <sub>DD</sub>	7
$\overline{\text{LCS0}}$	AB24	O	OV <sub>DD</sub>	4



Table 55. MPC8323E PBGA Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
<b>Power and Ground Supplies</b>				
AV <sub>DD1</sub>	P3	I	AV <sub>DD1</sub>	—
AV <sub>DD2</sub>	AA1	I	AV <sub>DD2</sub>	—
AV <sub>DD3</sub>	AB15	I	AV <sub>DD3</sub>	—
AV <sub>DD4</sub>	C24	I	AV <sub>DD4</sub>	—
MVREF1	AB8	I	DDR reference voltage	—
MVREF2	AB17	I	DDR reference voltage	—
<b>PCI</b>				
PCI_INTA /IRQ_OUT	AF2	O	OV <sub>DD</sub>	2
PCI_RESET_OUT	AE2	O	OV <sub>DD</sub>	—
PCI_AD0/MSRCID0 (DDR ID)	L1	IO	OV <sub>DD</sub>	—
PCI_AD1/MSRCID1 (DDR ID)	L2	IO	OV <sub>DD</sub>	—
PCI_AD2/MSRCID2 (DDR ID)	M1	IO	OV <sub>DD</sub>	—
PCI_AD3/MSRCID3 (DDR ID)	M2	IO	OV <sub>DD</sub>	—
PCI_AD4/MSRCID4 (DDR ID)	L3	IO	OV <sub>DD</sub>	—
PCI_AD5/MDVAL (DDR ID)	N1	IO	OV <sub>DD</sub>	—
PCI_AD6	N2	IO	OV <sub>DD</sub>	—
PCI_AD7	M3	IO	OV <sub>DD</sub>	—
PCI_AD8	P1	IO	OV <sub>DD</sub>	—
PCI_AD9	R1	IO	OV <sub>DD</sub>	—
PCI_AD10	N3	IO	OV <sub>DD</sub>	—
PCI_AD11	N4	IO	OV <sub>DD</sub>	—
PCI_AD12	T1	IO	OV <sub>DD</sub>	—
PCI_AD13	R2	IO	OV <sub>DD</sub>	—
PCI_AD14/ECID_TMODE_IN	T2	IO	OV <sub>DD</sub>	—
PCI_AD15	U1	IO	OV <sub>DD</sub>	—
PCI_AD16	Y2	IO	OV <sub>DD</sub>	—
PCI_AD17	Y1	IO	OV <sub>DD</sub>	—
PCI_AD18	AA2	IO	OV <sub>DD</sub>	—
PCI_AD19	AB1	IO	OV <sub>DD</sub>	—

**Table 55. MPC8323E PBGA Pinout Listing (continued)**

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GPIO_PA26/Enet2_RX_ER/SER2_CD/TDMB_REQ/LA10 (LBIU)	E26	IO	OV <sub>DD</sub>	—
GPIO_PA27/Enet2_TX_ER/TDMB_CLKO/LA11 (LBIU)	F25	IO	OV <sub>DD</sub>	—
GPIO_PA28/Enet2_RX_DV/SER2_CTS/TDMB_RSYNC/LA12 (LBIU)	E25	IO	OV <sub>DD</sub>	—
GPIO_PA29/Enet2_COL/RXD[4]/SER2_RXD[4]/TDMB_STROBE/LA13 (LBIU)	J25	IO	OV <sub>DD</sub>	—
GPIO_PA30/Enet2_TX_EN/SER2_RTS/TDMB_TSYNC/LA14 (LBIU)	F26	IO	OV <sub>DD</sub>	—
GPIO_PA31/Enet2_CRS/SDET LA15 (LBIU)	J26	IO	OV <sub>DD</sub>	—
GPIO_PB0/Enet3_TXD[0]/SER3_TXD[0]/TDMC_TXD[0]	A13	IO	OV <sub>DD</sub>	—
GPIO_PB1/Enet3_TXD[1]/SER3_TXD[1]/TDMC_TXD[1]	B13	IO	OV <sub>DD</sub>	—
GPIO_PB2/Enet3_TXD[2]/SER3_TXD[2]/TDMC_TXD[2]	A14	IO	OV <sub>DD</sub>	—
GPIO_PB3/Enet3_TXD[3]/SER3_TXD[3]/TDMC_TXD[3]	B14	IO	OV <sub>DD</sub>	—
GPIO_PB4/Enet3_RXD[0]/SER3_RXD[0]/TDMC_RXD[0]	B8	IO	OV <sub>DD</sub>	—
GPIO_PB5/Enet3_RXD[1]/SER3_RXD[1]/TDMC_RXD[1]	A8	IO	OV <sub>DD</sub>	—
GPIO_PB6/Enet3_RXD[2]/SER3_RXD[2]/TDMC_RXD[2]	A9	IO	OV <sub>DD</sub>	—
GPIO_PB7/Enet3_RXD[3]/SER3_RXD[3]/TDMC_RXD[3]	B9	IO	OV <sub>DD</sub>	—
GPIO_PB8/Enet3_RX_ER/SER3_CD/TDMC_REQ	A11	IO	OV <sub>DD</sub>	—
GPIO_PB9/Enet3_TX_ER/TDMC_CLKO	B11	IO	OV <sub>DD</sub>	—
GPIO_PB10/Enet3_RX_DV/SER3_CTS/TDMC_RSYNC	A10	IO	OV <sub>DD</sub>	—
GPIO_PB11/Enet3_COL/RXD[4]/SER3_RXD[4]/TDMC_STROBE	A15	IO	OV <sub>DD</sub>	—
GPIO_PB12/Enet3_TX_EN/SER3_RTS/TDMC_TSYNC	B12	IO	OV <sub>DD</sub>	—
GPIO_PB13/Enet3_CRS/SDET	B15	IO	OV <sub>DD</sub>	—
GPIO_PB14/CLK12	D9	IO	OV <sub>DD</sub>	—
GPIO_PB15 UPC1_TxADDR[4]	D14	IO	OV <sub>DD</sub>	—
GPIO_PB16 UPC1_RxADDR[4]	B16	IO	OV <sub>DD</sub>	—

**Table 57. Operating Frequencies for PBGA (continued)**

Characteristic <sup>1</sup>	Max Operating Frequency	Unit
DDR1/DDR2 memory bus frequency (MCLK) <sup>2</sup>	133	MHz
Local bus frequency (LCLK <sub>n</sub> ) <sup>3</sup>	66	MHz
PCI input frequency (CLKIN or PCI_CLK)	66	MHz

<sup>1</sup> The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting *csb\_clk*, MCLK, LCLK[0:2], and *core\_clk* frequencies do not exceed their respective maximum or minimum operating frequencies.

<sup>2</sup> The DDR1/DDR2 data rate is 2x the DDR1/DDR2 memory bus frequency.

<sup>3</sup> The local bus frequency is 1/2, 1/4, or 1/8 of the *lb\_clk* frequency (depending on LCRR[CLKDIV]) which is in turn 1x or 2x the *csb\_clk* frequency (depending on RCWL[LBCM]).

## 22.4 System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. [Table 58](#) shows the multiplication factor encodings for the system PLL.

### NOTE

System PLL VCO frequency = 2 × (CSB frequency) × (System PLL VCO divider).

The VCO divider needs to be set properly so that the System PLL VCO frequency is in the range of 300–600 MHz.

**Table 58. System PLL Multiplication Factors**

RCWL[SPMF]	System PLL Multiplication Factor
0000	Reserved
0001	Reserved
0010	× 2
0011	× 3
0100	× 4
0101	× 5
0110	× 6
0111–1111	Reserved

As described in [Section 22, “Clocking,”](#) the LBCM, DDRCM, and SPMF parameters in the reset configuration word low and the `CFG_CLKIN_DIV` configuration input signal select the ratio between the primary clock input (CLKIN or PCI\_CLK) and the internal coherent system bus clock (*csb\_clk*). [Table 59](#)

## Thermal

where:

$R_{\theta JA}$  = junction-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  = junction-to-case thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta CA}$  = case-to-ambient thermal resistance ( $^{\circ}\text{C}/\text{W}$ )

$R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device.

To illustrate the thermal performance of the devices with heat sinks, the thermal performance has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, air flow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following list:

Aavid Thermalloy 603-224-9988  
 80 Commercial St.  
 Concord, NH 03301  
 Internet: [www.aavidthermalloy.com](http://www.aavidthermalloy.com)

Alpha Novatech 408-567-8082  
 473 Sapena Ct. #12  
 Santa Clara, CA 95054  
 Internet: [www.alphanovatech.com](http://www.alphanovatech.com)

International Electronic Research Corporation (IERC) 818-842-7277  
 413 North Moss St.  
 Burbank, CA 91502  
 Internet: [www.ctscorp.com](http://www.ctscorp.com)

Millennium Electronics (MEI) 408-436-8770  
 Loroco Sites  
 671 East Brokaw Road  
 San Jose, CA 95112  
 Internet: [www.mei-thermal.com](http://www.mei-thermal.com)

Tyco Electronics 800-522-2800  
 Chip Coolers™  
 P.O. Box 3668  
 Harrisburg, PA 17105-3668  
 Internet: [www.chipcoolers.com](http://www.chipcoolers.com)

While  $\overline{\text{HRESET}}$  is asserted however, these pins are treated as inputs. The value presented on these pins while  $\overline{\text{HRESET}}$  is asserted, is latched when  $\overline{\text{HRESET}}$  deasserts, at which time the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for output pins thus configured.

## 24.7 Pull-Up Resistor Requirements

The MPC8323E requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open drain type pins including I<sup>2</sup>C pins, Ethernet Management MDIO pin, and IPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, see AN3361, “MPC8321E/MPC8323E PowerQUICC Design Checklist,” Rev. 1.

## 25 Ordering Information

This section presents ordering information for the devices discussed in this document, and it shows an example of how the parts are marked. Ordering information for the devices fully covered by this document is provided in [Section 25.1, “Part Numbers Fully Addressed by This Document.”](#)

### 25.1 Part Numbers Fully Addressed by This Document

[Table 66](#) provides the Freescale part numbering nomenclature for the MPC8323E family. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the maximum processor core frequency, the part numbering scheme also includes the maximum effective DDR memory speed and QUICC Engine bus frequency. Each part number also contains a revision code which refers to the die mask revision number.

**Table 66. Part Numbering Nomenclature**

MPC	<i>nnnn</i>	<i>E</i>	<i>C</i>	<i>VR</i>	<i>AF</i>	<i>D</i>	<i>C</i>	<i>A</i>
Product Code	Part Identifier	Encryption Acceleration	Temperature Range <sup>1</sup>	Package <sup>2</sup>	e300 Core Frequency <sup>3</sup>	DDR Frequency	QUICC Engine Frequency	Revision Level
MPC	8323	Blank = Not included E = included	Blank = 0 to 105°C C = -40 to 105°C	VR = Pb-free PBGA ZQ = Pb PBGA	AD = 266 MHz AF = 333 MHz	D = 266 MHz	C = 200 MHz	Contact local Freescale sales office

**Notes:**

- Contact local Freescale office on availability of parts with C temperature range.
- See [Section 21, “Package and Pin Listings,”](#) for more information on available package types.
- Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.