



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Active  |
| Number of LABs/CLBs            | 45525   |
| Number of Logic Elements/Cells | 582720  |
| Total RAM Bits                 | 29306880  |
| Number of I/O                  | 850   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.97V ~ 1.03V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 1760-BBGA, FCBGA  |
| Supplier Device Package        | 1761-FCBGA (42.5x42.5)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc7v585t-1ffg1761i">https://www.e-xfl.com/product-detail/xilinx/xc7v585t-1ffg1761i</a> |

**Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)**

| Symbol             | Description  | Min  | Max  | Units |
|--------------------|--|------|------|-------|
| $V_{MGTAVTTRCAL}$  | Analog supply voltage for the resistor calibration circuit of the GTX/GTH transceiver column | -0.5 | 1.32 | V     |
| $V_{IN}$           | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage                          | -0.5 | 1.26 | V     |
| $I_{DCIN}$         | DC input current for receiver input pins DC coupled $V_{MGTAVTT} = 1.2V$                     | -    | 14   | mA    |
| $I_{DCOUT}$        | DC output current for transmitter pins DC coupled $V_{MGTAVTT} = 1.2V$                       | -    | 14   | mA    |
| <b>XADC</b>        |  |      |      |       |
| $V_{CCADC}$        | XADC supply relative to GNDADC   | -0.5 | 2.0  | V     |
| $V_{REFP}$         | XADC reference input relative to GNDADC  | -0.5 | 2.0  | V     |
| <b>Temperature</b> |  |      |      |       |
| $T_{STG}$          | Storage temperature (ambient)  | -65  | 150  | °C    |
| $T_{SOL}$          | Maximum soldering temperature for Pb/Sn component bodies <sup>(6)</sup>                      | -    | +220 | °C    |
|                    | Maximum soldering temperature for Pb-free component bodies <sup>(6)</sup>                    | -    | +260 | °C    |
| $T_j$              | Maximum junction temperature <sup>(6)</sup>  | -    | +125 | °C    |

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)).
- The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see [Table 4](#) and [Table 5](#).
- See [Table 10](#) for TMD5\_33 specifications.
- For soldering guidelines and thermal considerations, see the *7 Series FPGA Packaging and Pinout Specification* ([UG475](#)).

**Table 2: Recommended Operating Conditions<sup>(1)(2)</sup>**

| Symbol              | Description   | Min   | Typ  | Max             | Units |
|---------------------|---|-------|------|-----------------|-------|
| <b>FPGA Logic</b>   |   |       |      |                 |       |
| $V_{CCINT}^{(3)}$   | Internal supply voltage   | 0.97  | 1.00 | 1.03            | V     |
|                     | Internal supply voltage for -1C devices with voltage identification (VID) bit programmed to run at 0.9V typical <sup>(4)</sup> .  | 0.87  | 0.90 | 0.93            | V     |
| $V_{CCBRAM}^{(3)}$  | Block RAM supply voltage  | 0.97  | 1.00 | 1.03            | V     |
|                     | Block RAM supply voltage for -1C devices with voltage identification (VID) bit programmed to run at 0.9V typical <sup>(4)</sup> . | 0.87  | 0.90 | 1.03            | V     |
| $V_{CCAUX}$         | Auxiliary supply voltage  | 1.71  | 1.80 | 1.89            | V     |
| $V_{CCO}^{(5)(6)}$  | Supply voltage for 3.3V HR I/O banks  | 1.14  | -    | 3.465           | V     |
|                     | Supply voltage for 1.8V HP I/O banks  | 1.14  | -    | 1.89            | V     |
| $V_{CCAUX\_IO}$     | Auxiliary supply voltage when set to 1.8V   | 1.71  | 1.80 | 1.89            | V     |
|                     | Auxiliary supply voltage when set to 2.0V   | 1.94  | 2.00 | 2.06            | V     |
| $V_{IN}^{(7)}$      | I/O input voltage   | -0.20 | -    | $V_{CCO} + 0.2$ | V     |
|                     | I/O input voltage (when $V_{CCO} = 3.3V$ ) for $V_{REF}$ and differential I/O standards except TMD5_33 <sup>(8)</sup>             | -0.20 | -    | 2.625           | V     |
| $I_{IN}^{(9)}$      | Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.                              | -     | -    | 10              | mA    |
| $V_{CCBATT}^{(10)}$ | Battery voltage   | 1.0   | -    | 1.89            | V     |

**Table 5:  $V_{IN}$  Maximum Allowed AC Voltage Overshoot and Undershoot for 1.8V HP I/O Banks<sup>(1)(2)</sup>**

| AC Voltage Overshoot | % of UI @ -40°C to 100°C | AC Voltage Undershoot | % of UI @ -40°C to 100°C |
|----------------------|--------------------------|-----------------------|--------------------------|
| $V_{CCO} + 0.55$     | 100                      | -0.55                 | 100                      |
| $V_{CCO} + 0.60$     | 50.0                     | -0.60                 | 50.0                     |
| $V_{CCO} + 0.65$     | 50.0                     | -0.65                 | 50.0                     |
| $V_{CCO} + 0.70$     | 47.0                     | -0.70                 | 50.0                     |
| $V_{CCO} + 0.75$     | 21.2                     | -0.75                 | 50.0                     |
| $V_{CCO} + 0.80$     | 9.71                     | -0.80                 | 50.0                     |
| $V_{CCO} + 0.85$     | 4.51                     | -0.85                 | 28.4                     |
| $V_{CCO} + 0.90$     | 2.12                     | -0.90                 | 12.7                     |
| $V_{CCO} + 0.95$     | 1.01                     | -0.95                 | 5.79                     |

**Notes:**

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20  $\mu$ s.

**Table 6: Typical Quiescent Supply Current**

| Symbol       | Description                          | Device     | Speed Grade |            |      | Units |
|--------------|--------------------------------------|------------|-------------|------------|------|-------|
|              |                                      |            | -3          | -2/-2L/-2G | -1   |       |
| $I_{CCINTQ}$ | Quiescent $V_{CCINT}$ supply current | XC7V585T   | 1483        | 1483       | 1483 | mA    |
|              |                                      | XC7V2000T  | N/A         | 3756       | 3756 | mA    |
|              |                                      | XC7VX330T  | 1012        | 1012       | 1012 | mA    |
|              |                                      | XC7VX415T  | 1324        | 1324       | 1324 | mA    |
|              |                                      | XC7VX485T  | 1578        | 1578       | 1578 | mA    |
|              |                                      | XC7VX550T  | 2214        | 2214       | 2214 | mA    |
|              |                                      | XC7VX690T  | 2214        | 2214       | 2214 | mA    |
|              |                                      | XC7VX980T  | N/A         | 2580       | 2580 | mA    |
|              |                                      | XC7VX1140T | N/A         | 3448       | 3448 | mA    |
| $I_{CCOQ}$   | Quiescent $V_{CCO}$ supply current   | XC7V585T   | 1           | 1          | 1    | mA    |
|              |                                      | XC7V2000T  | N/A         | 1          | 1    | mA    |
|              |                                      | XC7VX330T  | 1           | 1          | 1    | mA    |
|              |                                      | XC7VX415T  | 1           | 1          | 1    | mA    |
|              |                                      | XC7VX485T  | 1           | 1          | 1    | mA    |
|              |                                      | XC7VX550T  | 1           | 1          | 1    | mA    |
|              |                                      | XC7VX690T  | 1           | 1          | 1    | mA    |
|              |                                      | XC7VX980T  | N/A         | 1          | 1    | mA    |
|              |                                      | XC7VX1140T | N/A         | 1          | 1    | mA    |

## LVDS DC Specifications (LVDS\_25)

The LVDS standard is available in the HR I/O banks.

Table 12: LVDS\_25 DC Specifications<sup>(1)</sup>

| Symbol      | DC Parameter  | Conditions  | Min   | Typ   | Max   | Units |
|-------------|---|---|-------|-------|-------|-------|
| $V_{CCO}$   | Supply voltage  |   | 2.375 | 2.500 | 2.625 | V     |
| $V_{OH}$    | Output High voltage for Q and $\bar{Q}$   | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | –     | –     | 1.675 | V     |
| $V_{OL}$    | Output Low voltage for Q and $\bar{Q}$  | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | 0.700 | –     | –     | V     |
| $V_{ODIFF}$ | Differential output voltage (Q – $\bar{Q}$ ),<br>Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output common-mode voltage  | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential input voltage (Q – $\bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High     |   | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input common-mode voltage   |   | 0.300 | 1.200 | 1.425 | V     |

### Notes:

- Differential inputs for LVDS\_25 can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)) for more information.

## LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks.

Table 13: LVDS DC Specifications

| Symbol      | DC Parameter  | Conditions  | Min   | Typ   | Max   | Units |
|-------------|---|---|-------|-------|-------|-------|
| $V_{CCO}$   | Supply voltage  |   | 1.710 | 1.800 | 1.890 | V     |
| $V_{OH}$    | Output High voltage for Q and $\bar{Q}$   | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | –     | –     | 1.675 | V     |
| $V_{OL}$    | Output Low voltage for Q and $\bar{Q}$  | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | 0.825 | –     | –     | V     |
| $V_{ODIFF}$ | Differential output voltage (Q – $\bar{Q}$ ),<br>Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output common-mode voltage  | $R_T = 100 \Omega$ across Q and $\bar{Q}$ signals | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential input voltage (Q – $\bar{Q}$ ),<br>Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High  | Common-mode input voltage = 1.25V                 | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input common-mode voltage   | Differential input voltage = $\pm 350$ mV         | 0.300 | 1.200 | 1.425 | V     |

### Notes:

- Differential inputs for LVDS can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)) for more information.

**Table 18: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface Generator<sup>(1)(2)</sup>**

| Memory Standard               | I/O Bank Type | V <sub>CCAUX_IO</sub> | Speed Grade |            |      | Units |
|-------------------------------|---------------|-----------------------|-------------|------------|------|-------|
|                               |               |                       | -3          | -2/-2L/-2G | -1   |       |
| <b>4:1 Memory Controllers</b> |               |                       |             |            |      |       |
| DDR3                          | HP            | 2.0V                  | 1866        | 1866       | 1600 | Mb/s  |
|                               | HP            | 1.8V                  | 1600        | 1333       | 1066 | Mb/s  |
|                               | HR            | N/A                   | 1066        | 1066       | 800  | Mb/s  |
| DDR3L                         | HP            | 2.0V                  | 1600        | 1600       | 1333 | Mb/s  |
|                               | HP            | 1.8V                  | 1333        | 1066       | 800  | Mb/s  |
|                               | HR            | N/A                   | 800         | 800        | 667  | Mb/s  |
| DDR2                          | HP            | 2.0V                  | 800         | 800        | 800  | Mb/s  |
|                               | HP            | 1.8V                  | 800         | 800        | 800  | Mb/s  |
|                               | HR            | N/A                   | 800         | 800        | 800  | Mb/s  |
| RLDRAM III                    | HP            | 2.0V                  | 800         | 667        | 667  | MHz   |
|                               | HP            | 1.8V                  | 550         | 500        | 450  | MHz   |
|                               | HR            | N/A                   | N/A         |            |      |       |
| <b>2:1 Memory Controllers</b> |               |                       |             |            |      |       |
| DDR3                          | HP            | 2.0V                  | 1066        | 1066       | 800  | Mb/s  |
|                               | HP            | 1.8V                  | 1066        | 1066       | 800  | Mb/s  |
|                               | HR            | N/A                   | 1066        | 1066       | 800  | Mb/s  |
| DDR3L                         | HP            | 2.0V                  | 1066        | 1066       | 800  | Mb/s  |
|                               | HP            | 1.8V                  | 1066        | 1066       | 800  | Mb/s  |
|                               | HR            | N/A                   | 800         | 800        | 667  | Mb/s  |
| DDR2                          | HP            | 2.0V                  | 800         | 800        | 800  | Mb/s  |
|                               | HP            | 1.8V                  |             |            |      |       |
|                               | HR            | N/A                   |             |            |      |       |
| QDR II+ <sup>(3)</sup>        | HP            | 2.0V                  | 550         | 500        | 450  | MHz   |
|                               | HP            | 1.8V                  |             |            |      |       |
|                               | HR            | N/A                   |             |            |      |       |
| RLDRAM II                     | HP            | 2.0V                  | 533         | 500        | 450  | MHz   |
|                               | HP            | 1.8V                  |             |            |      |       |
|                               | HR            | N/A                   |             |            |      |       |
| LPDDR2                        | HP            | 2.0V                  | 667         | 667        | 667  | Mb/s  |
|                               | HP            | 1.8V                  | 667         | 667        | 667  | Mb/s  |
|                               | HR            | N/A                   | 667         | 667        | 667  | Mb/s  |

**Notes:**

1. V<sub>REF</sub> tracking is required. For more information, see the *7 Series FPGAs Memory Interface Solutions User Guide* ([UG586](#)).
2. When using the internal V<sub>REF</sub> the maximum data rate is 800 Mb/s (400 MHz).
3. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

**Table 19: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)**

| I/O Standard                 | T <sub>IOP1</sub> |            |      | T <sub>IOP</sub> |            |      | T <sub>IOTP</sub> |            |      | Units |
|------------------------------|-------------------|------------|------|------------------|------------|------|-------------------|------------|------|-------|
|                              | Speed Grade       |            |      | Speed Grade      |            |      | Speed Grade       |            |      |       |
|                              | -3                | -2/-2L/-2G | -1   | -3               | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   |       |
| LVC MOS15_F4                 | 0.66              | 0.69       | 0.81 | 1.63             | 1.76       | 1.86 | 2.39              | 2.62       | 2.85 | ns    |
| LVC MOS15_F8                 | 0.66              | 0.69       | 0.81 | 1.79             | 1.99       | 2.18 | 2.55              | 2.85       | 3.17 | ns    |
| LVC MOS15_F12                | 0.66              | 0.69       | 0.81 | 1.40             | 1.54       | 1.65 | 2.16              | 2.40       | 2.64 | ns    |
| LVC MOS15_F16                | 0.66              | 0.69       | 0.81 | 1.37             | 1.51       | 1.61 | 2.13              | 2.37       | 2.60 | ns    |
| LVC MOS12_S4                 | 0.88              | 0.91       | 1.00 | 2.53             | 2.67       | 2.76 | 3.29              | 3.53       | 3.75 | ns    |
| LVC MOS12_S8                 | 0.88              | 0.91       | 1.00 | 2.05             | 2.18       | 2.28 | 2.81              | 3.04       | 3.27 | ns    |
| LVC MOS12_S12 <sup>(1)</sup> | 0.88              | 0.91       | 1.00 | 1.75             | 1.89       | 1.98 | 2.51              | 2.75       | 2.97 | ns    |
| LVC MOS12_F4                 | 0.88              | 0.91       | 1.00 | 1.94             | 2.07       | 2.17 | 2.70              | 2.93       | 3.16 | ns    |
| LVC MOS12_F8                 | 0.88              | 0.91       | 1.00 | 1.50             | 1.64       | 1.73 | 2.26              | 2.50       | 2.72 | ns    |
| LVC MOS12_F12 <sup>(1)</sup> | 0.88              | 0.91       | 1.00 | 1.54             | 1.71       | 1.87 | 2.30              | 2.57       | 2.86 | ns    |
| SSTL135_S                    | 0.61              | 0.64       | 0.73 | 1.27             | 1.40       | 1.50 | 2.03              | 2.26       | 2.49 | ns    |
| SSTL15_S                     | 0.61              | 0.64       | 0.73 | 1.24             | 1.37       | 1.47 | 2.00              | 2.23       | 2.46 | ns    |
| SSTL18_I_S                   | 0.64              | 0.67       | 0.76 | 1.59             | 1.74       | 1.85 | 2.35              | 2.60       | 2.84 | ns    |
| SSTL18_II_S                  | 0.64              | 0.67       | 0.76 | 1.27             | 1.40       | 1.50 | 2.03              | 2.26       | 2.49 | ns    |
| DIFF_SSTL135_S               | 0.59              | 0.61       | 0.73 | 1.27             | 1.40       | 1.50 | 2.03              | 2.26       | 2.49 | ns    |
| DIFF_SSTL15_S                | 0.63              | 0.67       | 0.77 | 1.24             | 1.37       | 1.47 | 2.00              | 2.23       | 2.46 | ns    |
| DIFF_SSTL18_I_S              | 0.65              | 0.69       | 0.78 | 1.50             | 1.63       | 1.72 | 2.26              | 2.49       | 2.71 | ns    |
| DIFF_SSTL18_II_S             | 0.65              | 0.69       | 0.78 | 1.13             | 1.22       | 1.25 | 1.89              | 2.08       | 2.24 | ns    |
| SSTL135_F                    | 0.61              | 0.64       | 0.73 | 1.04             | 1.17       | 1.26 | 1.80              | 2.03       | 2.25 | ns    |
| SSTL15_F                     | 0.61              | 0.64       | 0.73 | 1.04             | 1.17       | 1.26 | 1.80              | 2.03       | 2.25 | ns    |
| SSTL18_I_F                   | 0.64              | 0.67       | 0.76 | 1.12             | 1.22       | 1.26 | 1.88              | 2.08       | 2.25 | ns    |
| SSTL18_II_F                  | 0.64              | 0.67       | 0.76 | 1.05             | 1.18       | 1.28 | 1.81              | 2.04       | 2.27 | ns    |
| DIFF_SSTL135_F               | 0.59              | 0.61       | 0.73 | 1.04             | 1.17       | 1.26 | 1.80              | 2.03       | 2.25 | ns    |
| DIFF_SSTL15_F                | 0.63              | 0.67       | 0.77 | 1.04             | 1.17       | 1.26 | 1.80              | 2.03       | 2.25 | ns    |
| DIFF_SSTL18_I_F              | 0.65              | 0.69       | 0.78 | 1.10             | 1.19       | 1.23 | 1.86              | 2.05       | 2.22 | ns    |
| DIFF_SSTL18_II_F             | 0.65              | 0.69       | 0.78 | 1.02             | 1.10       | 1.14 | 1.78              | 1.96       | 2.13 | ns    |

**Notes:**

1. This I/O standard is only available in the 3.3V high-range (HR) banks.

**Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)**

| I/O Standard           | T <sub>IOPI</sub> |            |      | T <sub>IOOP</sub> |            |      | T <sub>IOTP</sub> |            |      | Units |
|------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|
|                        | Speed Grade       |            |      | Speed Grade       |            |      | Speed Grade       |            |      |       |
|                        | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   |       |
| LVDCI_15               | 0.59              | 0.62       | 0.73 | 1.98              | 2.23       | 2.58 | 2.62              | 2.99       | 3.40 | ns    |
| LVDCI_DV2_18           | 0.47              | 0.50       | 0.60 | 1.99              | 2.15       | 2.34 | 2.62              | 2.90       | 3.17 | ns    |
| LVDCI_DV2_15           | 0.59              | 0.62       | 0.73 | 1.98              | 2.23       | 2.58 | 2.62              | 2.99       | 3.40 | ns    |
| HSLVDCI_18             | 0.68              | 0.72       | 0.82 | 1.99              | 2.15       | 2.35 | 2.62              | 2.91       | 3.17 | ns    |
| HSLVDCI_15             | 0.68              | 0.72       | 0.82 | 1.98              | 2.23       | 2.58 | 2.62              | 2.99       | 3.40 | ns    |
| SSTL18_I_S             | 0.68              | 0.72       | 0.82 | 1.02              | 1.15       | 1.24 | 1.66              | 1.90       | 2.07 | ns    |
| SSTL18_II_S            | 0.68              | 0.72       | 0.82 | 1.17              | 1.29       | 1.37 | 1.81              | 2.05       | 2.19 | ns    |
| SSTL18_I_DCI_S         | 0.68              | 0.72       | 0.82 | 0.92              | 1.06       | 1.17 | 1.56              | 1.82       | 1.99 | ns    |
| SSTL18_II_DCI_S        | 0.68              | 0.72       | 0.82 | 0.88              | 0.98       | 1.08 | 1.51              | 1.74       | 1.90 | ns    |
| SSTL18_II_T_DCI_S      | 0.68              | 0.72       | 0.82 | 0.92              | 1.06       | 1.17 | 1.56              | 1.82       | 1.99 | ns    |
| SSTL15_S               | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.58              | 1.82       | 1.97 | ns    |
| SSTL15_DCI_S           | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.57              | 1.82       | 1.97 | ns    |
| SSTL15_T_DCI_S         | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.57              | 1.82       | 1.97 | ns    |
| SSTL135_S              | 0.69              | 0.72       | 0.82 | 0.97              | 1.10       | 1.19 | 1.60              | 1.85       | 2.01 | ns    |
| SSTL135_DCI_S          | 0.69              | 0.72       | 0.82 | 0.97              | 1.09       | 1.19 | 1.60              | 1.85       | 2.01 | ns    |
| SSTL135_T_DCI_S        | 0.69              | 0.72       | 0.82 | 0.97              | 1.09       | 1.19 | 1.60              | 1.85       | 2.01 | ns    |
| SSTL12_S               | 0.69              | 0.72       | 0.82 | 0.96              | 1.09       | 1.18 | 1.60              | 1.84       | 2.00 | ns    |
| SSTL12_DCI_S           | 0.69              | 0.72       | 0.82 | 1.03              | 1.17       | 1.27 | 1.66              | 1.92       | 2.09 | ns    |
| SSTL12_T_DCI_S         | 0.69              | 0.72       | 0.82 | 1.03              | 1.17       | 1.27 | 1.66              | 1.92       | 2.09 | ns    |
| DIFF_SSTL18_I_S        | 0.75              | 0.79       | 0.92 | 1.02              | 1.15       | 1.24 | 1.66              | 1.90       | 2.07 | ns    |
| DIFF_SSTL18_II_S       | 0.75              | 0.79       | 0.92 | 1.17              | 1.29       | 1.37 | 1.81              | 2.05       | 2.19 | ns    |
| DIFF_SSTL18_I_DCI_S    | 0.75              | 0.79       | 0.92 | 0.92              | 1.06       | 1.17 | 1.56              | 1.82       | 1.99 | ns    |
| DIFF_SSTL18_II_DCI_S   | 0.75              | 0.79       | 0.92 | 0.88              | 0.98       | 1.08 | 1.51              | 1.74       | 1.90 | ns    |
| DIFF_SSTL18_II_T_DCI_S | 0.75              | 0.79       | 0.92 | 0.92              | 1.06       | 1.17 | 1.56              | 1.82       | 1.99 | ns    |
| DIFF_SSTL15_S          | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.58              | 1.82       | 1.97 | ns    |
| DIFF_SSTL15_DCI_S      | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.57              | 1.82       | 1.97 | ns    |
| DIFF_SSTL15_T_DCI_S    | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.57              | 1.82       | 1.97 | ns    |
| DIFF_SSTL135_S         | 0.69              | 0.72       | 0.82 | 0.97              | 1.10       | 1.19 | 1.60              | 1.85       | 2.01 | ns    |
| DIFF_SSTL135_DCI_S     | 0.69              | 0.72       | 0.82 | 0.97              | 1.09       | 1.19 | 1.60              | 1.85       | 2.01 | ns    |
| DIFF_SSTL135_T_DCI_S   | 0.69              | 0.72       | 0.82 | 0.97              | 1.09       | 1.19 | 1.60              | 1.85       | 2.01 | ns    |
| DIFF_SSTL12_S          | 0.69              | 0.72       | 0.82 | 0.96              | 1.09       | 1.18 | 1.60              | 1.84       | 2.00 | ns    |
| DIFF_SSTL12_DCI_S      | 0.69              | 0.72       | 0.82 | 1.03              | 1.17       | 1.27 | 1.66              | 1.92       | 2.09 | ns    |
| DIFF_SSTL12_T_DCI_S    | 0.69              | 0.72       | 0.82 | 1.03              | 1.17       | 1.27 | 1.66              | 1.92       | 2.09 | ns    |
| SSTL18_I_F             | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.58              | 1.82       | 1.97 | ns    |
| SSTL18_II_F            | 0.68              | 0.72       | 0.82 | 0.97              | 1.09       | 1.16 | 1.61              | 1.84       | 1.99 | ns    |
| SSTL18_I_DCI_F         | 0.68              | 0.72       | 0.82 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |
| SSTL18_II_DCI_F        | 0.68              | 0.72       | 0.82 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |
| SSTL18_II_T_DCI_F      | 0.68              | 0.72       | 0.82 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |

## Input Serializer/Deserializer Switching Characteristics

Table 24: ISERDES Switching Characteristics

| Symbol                                      | Description  | Speed Grade |            |            | Units |
|---|--|-------------|------------|------------|-------|
|   |  | -3          | -2/-2L/-2G | -1         |       |
| <b>Setup/Hold for Control Lines</b>         |  |             |            |            |       |
| $T_{ISCK\_BITSLIP}/T_{ISCK\_BITSLIP}$       | BITSLIP pin setup/hold with respect to CLKDIV                                  | 0.01/0.12   | 0.02/0.13  | 0.02/0.15  | ns    |
| $T_{ISCK\_CE} / T_{ISCK\_CE}^{(2)}$         | CE pin setup/hold with respect to CLK (for CE1)                                | 0.39/-0.02  | 0.44/-0.02 | 0.63/-0.02 | ns    |
| $T_{ISCK\_CE2} / T_{ISCK\_CE2}^{(2)}$       | CE pin setup/hold with respect to CLKDIV (for CE2)                             | -0.12/0.29  | -0.12/0.31 | -0.12/0.35 | ns    |
| <b>Setup/Hold for Data Lines</b>            |  |             |            |            |       |
| $T_{ISDCK\_D}/T_{ISCKD\_D}$                 | D pin setup/hold with respect to CLK   | -0.02/0.11  | -0.02/0.12 | -0.02/0.15 | ns    |
| $T_{ISDCK\_DDL}/T_{ISCKD\_DDL}$             | DDL pin setup/hold with respect to CLK (using IDELAY) <sup>(1)</sup>           | -0.02/0.11  | -0.02/0.12 | -0.02/0.15 | ns    |
| $T_{ISDCK\_D\_DDR} / T_{ISCKD\_D\_DDR}$     | D pin setup/hold with respect to CLK at DDR mode                               | -0.02/0.11  | -0.02/0.12 | -0.02/0.15 | ns    |
| $T_{ISDCK\_DDL\_DDR} / T_{ISCKD\_DDL\_DDR}$ | D pin setup/hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup> | 0.11/0.11   | 0.12/0.12  | 0.15/0.15  | ns    |
| <b>Sequential Delays</b>                    |  |             |            |            |       |
| $T_{ISCKO\_Q}$                              | CLKDIV to out at Q pin   | 0.46        | 0.47       | 0.58       | ns    |
| <b>Propagation Delays</b>                   |  |             |            |            |       |
| $T_{ISDO\_DO}$                              | D input to DO output pin   | 0.09        | 0.10       | 0.12       | ns    |

**Notes:**

- Recorded at 0 tap value.
- $T_{ISCK\_CE2}$  and  $T_{ISCK\_CE2}^{(2)}$  are reported as  $T_{ISCK\_CE}/T_{ISCK\_CE}$  in the timing report.

Table 27: IO\_FIFO Switching Characteristics

| Symbol   | Description            | Speed Grade |            |            | Units |
|--|------------------------|-------------|------------|------------|-------|
|  |                        | -3          | -2/-2L/-2G | -1         |       |
| <b>IO_FIFO Clock to Out Delays</b>               |                        |             |            |            |       |
| $T_{\text{OFFCKO\_DO}}$                          | RDCLK to Q outputs     | 0.51        | 0.56       | 0.63       | ns    |
| $T_{\text{CKO\_FLAGS}}$                          | Clock to IO_FIFO flags | 0.59        | 0.62       | 0.81       | ns    |
| <b>Setup/Hold</b>                                |                        |             |            |            |       |
| $T_{\text{CCK\_D}}/T_{\text{CKC\_D}}$            | D inputs to WRCLK      | 0.43/-0.01  | 0.47/-0.01 | 0.53/-0.01 | ns    |
| $T_{\text{IFFCK\_WREN}}/T_{\text{IFFCKC\_WREN}}$ | WREN to WRCLK          | 0.39/-0.01  | 0.43/-0.01 | 0.50/-0.01 | ns    |
| $T_{\text{OFFCK\_RDEN}}/T_{\text{OFFCKC\_RDEN}}$ | RDEN to RDCLK          | 0.49/0.01   | 0.53/0.02  | 0.61/0.02  | ns    |
| <b>Minimum Pulse Width</b>                       |                        |             |            |            |       |
| $T_{\text{PWH\_IO\_FIFO}}$                       | RESET, RDCLK, WRCLK    | 0.81        | 0.92       | 1.08       | ns    |
| $T_{\text{PWL\_IO\_FIFO}}$                       | RESET, RDCLK, WRCLK    | 0.81        | 0.92       | 1.08       | ns    |
| <b>Maximum Frequency</b>                         |                        |             |            |            |       |
| $F_{\text{MAX}}$                                 | RDCLK and WRCLK        | 533.05      | 470.37     | 400.00     | MHz   |

## CLB Switching Characteristics

Table 28: CLB Switching Characteristics

| Symbol   | Description  | Speed Grade |            |           | Units   |
|--|--|-------------|------------|-----------|---------|
|  |  | -3          | -2/-2L/-2G | -1        |         |
| <b>Combinatorial Delays</b>  |  |             |            |           |         |
| $T_{ILO}$  | An – Dn LUT address to A   | 0.05        | 0.05       | 0.06      | ns, Max |
| $T_{ILO\_2}$   | An – Dn LUT address to AMUX/CMUX   | 0.15        | 0.16       | 0.19      | ns, Max |
| $T_{ILO\_3}$   | An – Dn LUT address to BMUX_A  | 0.24        | 0.25       | 0.30      | ns, Max |
| $T_{ITO}$  | An – Dn inputs to A – D Q outputs  | 0.58        | 0.61       | 0.74      | ns, Max |
| $T_{AXA}$  | AX inputs to AMUX output   | 0.38        | 0.40       | 0.49      | ns, Max |
| $T_{AXB}$  | AX inputs to BMUX output   | 0.40        | 0.42       | 0.52      | ns, Max |
| $T_{AXC}$  | AX inputs to CMUX output   | 0.39        | 0.41       | 0.50      | ns, Max |
| $T_{AXD}$  | AX inputs to DMUX output   | 0.43        | 0.44       | 0.52      | ns, Max |
| $T_{BxB}$  | BX inputs to BMUX output   | 0.31        | 0.33       | 0.40      | ns, Max |
| $T_{BxD}$  | BX inputs to DMUX output   | 0.38        | 0.39       | 0.47      | ns, Max |
| $T_{CxC}$  | CX inputs to CMUX output   | 0.27        | 0.28       | 0.34      | ns, Max |
| $T_{CxD}$  | CX inputs to DMUX output   | 0.33        | 0.34       | 0.41      | ns, Max |
| $T_{DxD}$  | DX inputs to DMUX output   | 0.32        | 0.33       | 0.40      | ns, Max |
| <b>Sequential Delays</b>   |  |             |            |           |         |
| $T_{CKO}$  | Clock to AQ – DQ outputs   | 0.26        | 0.27       | 0.32      | ns, Max |
| $T_{SHCKO}$  | Clock to AMUX – DMUX outputs   | 0.32        | 0.32       | 0.39      | ns, Max |
| <b>Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK</b> |  |             |            |           |         |
| $T_{AS}/T_{AH}$  | $A_N – D_N$ input to CLK on A – D flip-flops                                 | 0.01/0.12   | 0.02/0.13  | 0.03/0.18 | ns, Min |
| $T_{DICK}/T_{CKDI}$  | $A_X – D_X$ input to CLK on A – D flip-flops                                 | 0.04/0.14   | 0.04/0.14  | 0.05/0.20 | ns, Min |
|  | $A_X – D_X$ input through MUXs and/or carry logic to CLK on A – D flip-flops | 0.36/0.10   | 0.37/0.11  | 0.46/0.16 | ns, Min |
| $T_{CECK\_CLB}/T_{CKCE\_CLB}$  | CE input to CLK on A – D flip-flops  | 0.19/0.05   | 0.20/0.05  | 0.25/0.05 | ns, Min |
| $T_{SRCK}/T_{CKSR}$  | SR input to CLK on A – D flip-flops  | 0.30/0.05   | 0.31/0.07  | 0.37/0.09 | ns, Min |
| <b>Set/Reset</b>   |  |             |            |           |         |
| $T_{SRMIN}$  | SR input minimum pulse width   | 0.52        | 0.78       | 1.04      | ns, Min |
| $T_{RQ}$   | Delay from SR input to AQ – DQ flip-flops                                    | 0.38        | 0.38       | 0.46      | ns, Max |
| $T_{CEO}$  | Delay from CE input to AQ – DQ flip-flops                                    | 0.34        | 0.35       | 0.43      | ns, Max |
| $F_{TOG}$  | Toggle frequency (for export control)  | 1818        | 1818       | 1818      | MHz     |

## Block RAM and FIFO Switching Characteristics

Table 31: Block RAM and FIFO Switching Characteristics

| Symbol   | Description   | Speed Grade |            |            | Units   |
|--|---|-------------|------------|------------|---------|
|  |   | -3          | -2/-2L/-2G | -1         |         |
| <b>Block RAM and FIFO Clock-to-Out Delays</b>                        |   |             |            |            |         |
| T <sub>RCKO_DO</sub> and<br>T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>  | Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>                                    | 1.57        | 1.80       | 2.08       | ns, Max |
|  | Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>                                       | 0.54        | 0.63       | 0.75       | ns, Max |
| T <sub>RCKO_DO_ECC</sub> and<br>T <sub>RCKO_DO_ECC_REG</sub>         | Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>                           | 2.35        | 2.58       | 3.26       | ns, Max |
|  | Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>                              | 0.62        | 0.69       | 0.80       | ns, Max |
| T <sub>RCKO_DO_CASCOUT</sub> and<br>T <sub>RCKO_DO_CASCOUT_REG</sub> | Clock CLK to DOUT output with Cascade (without output register) <sup>(2)</sup>                          | 2.21        | 2.45       | 2.80       | ns, Max |
|  | Clock CLK to DOUT output with Cascade (with output register) <sup>(4)</sup>                             | 0.98        | 1.08       | 1.24       | ns, Max |
| T <sub>RCKO_FLAGS</sub>  | Clock CLK to FIFO flags outputs <sup>(6)</sup>  | 0.65        | 0.74       | 0.89       | ns, Max |
| T <sub>RCKO_POINTERS</sub>   | Clock CLK to FIFO pointers outputs <sup>(7)</sup>   | 0.79        | 0.87       | 0.98       | ns, Max |
| T <sub>RCKO_PARITY_ECC</sub>   | Clock CLK to ECCPARITY in ECC encode only mode  | 0.66        | 0.72       | 0.80       | ns, Max |
| T <sub>RCKO_SDBIT_ECC</sub> and<br>T <sub>RCKO_SDBIT_ECC_REG</sub>   | Clock CLK to BITERR (without output register)   | 2.17        | 2.38       | 3.01       | ns, Max |
|  | Clock CLK to BITERR (with output register)  | 0.57        | 0.65       | 0.76       | ns, Max |
| T <sub>RCKO_RDADDR_ECC</sub> and<br>T <sub>RCKO_RDADDR_ECC_REG</sub> | Clock CLK to RDADDR output with ECC (without output register)   | 0.64        | 0.74       | 0.90       | ns, Max |
|  | Clock CLK to RDADDR output with ECC (with output register)  | 0.71        | 0.79       | 0.92       | ns, Max |
| <b>Setup and Hold Times Before/After Clock CLK</b>                   |   |             |            |            |         |
| T <sub>RCKC_ADDRA</sub> /T <sub>RCKC_ADDRA</sub>                     | ADDR inputs <sup>(8)</sup>  | 0.38/0.27   | 0.42/0.28  | 0.48/0.31  | ns, Min |
| T <sub>RDCK_DI_WF_NC</sub> /<br>T <sub>RCKD_DI_WF_NC</sub>           | Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup> | 0.49/0.51   | 0.55/0.53  | 0.63/0.57  | ns, Min |
| T <sub>RDCK_DI_RF</sub> /T <sub>RCKD_DI_RF</sub>                     | Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>               | 0.17/0.25   | 0.19/0.29  | 0.21/0.35  | ns, Min |
| T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>                   | DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>   | 0.42/0.37   | 0.47/0.39  | 0.53/0.43  | ns, Min |
| T <sub>RDCK_DI_ECCW</sub> /T <sub>RCKD_DI_ECCW</sub>                 | DIN inputs with block RAM ECC encode only <sup>(9)</sup>  | 0.79/0.37   | 0.87/0.39  | 0.99/0.43  | ns, Min |
| T <sub>RDCK_DI_ECC_FIFO</sub> /<br>T <sub>RCKD_DI_ECC_FIFO</sub>     | DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>  | 0.89/0.47   | 0.98/0.50  | 1.12/0.54  | ns, Min |
| T <sub>RCKC_INJECTBITERR</sub> /<br>T <sub>RCKC_INJECTBITERR</sub>   | Inject single/double bit error in ECC mode  | 0.49/0.30   | 0.55/0.31  | 0.63/0.34  | ns, Min |
| T <sub>RCKC_EN</sub> /T <sub>RCKC_EN</sub>                           | Block RAM Enable (EN) input   | 0.30/0.17   | 0.33/0.18  | 0.38/0.20  | ns, Min |
| T <sub>RCKC_REGCE</sub> /T <sub>RCKC_REGCE</sub>                     | CE input of output register   | 0.21/0.13   | 0.25/0.13  | 0.31/0.14  | ns, Min |
| T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>                   | Synchronous RSTREG input  | 0.25/0.06   | 0.27/0.06  | 0.29/0.06  | ns, Min |
| T <sub>RCKC_RSTRAM</sub> /T <sub>RCKC_RSTRAM</sub>                   | Synchronous RSTRAM input  | 0.27/0.35   | 0.29/0.37  | 0.31/0.39  | ns, Min |
| T <sub>RCKC_WEA</sub> /T <sub>RCKC_WEA</sub>                         | Write Enable (WE) input (Block RAM only)  | 0.38/0.15   | 0.41/0.16  | 0.46/0.17  | ns, Min |
| T <sub>RCKC_WREN</sub> /T <sub>RCKC_WREN</sub>                       | WREN FIFO inputs  | 0.39/0.25   | 0.39/0.30  | 0.40/0.37  | ns, Min |
| T <sub>RCKC_RDEN</sub> /T <sub>RCKC_RDEN</sub>                       | RDEN FIFO inputs  | 0.36/0.26   | 0.36/0.30  | 0.37/0.37  | ns, Min |
| <b>Reset Delays</b>  |   |             |            |            |         |
| T <sub>RCO_FLAGS</sub>   | Reset RST to FIFO flags/pointers <sup>(10)</sup>  | 0.76        | 0.83       | 0.93       | ns, Max |
| T <sub>RREC_RST</sub> /T <sub>RREM_RST</sub>                         | FIFO reset recovery and removal timing <sup>(11)</sup>  | 1.59/−0.68  | 1.76/−0.68 | 2.01/−0.68 | ns, Max |

**Table 31: Block RAM and FIFO Switching Characteristics (Cont'd)**

| Symbol                                 | Description  | Speed Grade |            |        | Units |
|--|--|-------------|------------|--------|-------|
|  |  | -3          | -2/-2L/-2G | -1     |       |
| <b>Maximum Frequency</b>               |  |             |            |        |       |
| F <sub>MAX_BRAM_WF_NC</sub>            | Block RAM<br>(Write first and No change modes)<br>When not in SDP RF mode  | 601.32      | 543.77     | 458.09 | MHz   |
| F <sub>MAX_BRAM_RF_PERFORMANCE</sub>   | Block RAM<br>(Read first, Performance mode)<br>When in SDP RF mode but no address overlap between port A and port B                            | 601.32      | 543.77     | 458.09 | MHz   |
| F <sub>MAX_BRAM_RF_DELAYED_WRITE</sub> | Block RAM<br>(Read first, Delayed_write mode)<br>When in SDP RF mode and there is possibility of overlap between port A and port B addresses   | 528.26      | 477.33     | 400.80 | MHz   |
| F <sub>MAX_CAS_WF_NC</sub>             | Block RAM Cascade<br>(Write first, No change mode)<br>When cascade but not in RF mode  | 551.27      | 493.83     | 408.00 | MHz   |
| F <sub>MAX_CAS_RF_PERFORMANCE</sub>    | Block RAM Cascade<br>(Read first, Performance mode)<br>When in cascade with RF mode and no possibility of address overlap/one port is disabled | 551.27      | 493.83     | 408.00 | MHz   |
| F <sub>MAX_CAS_RF_DELAYED_WRITE</sub>  | When in cascade RF mode and there is a possibility of address overlap between port A and port B  | 478.24      | 427.35     | 350.88 | MHz   |
| F <sub>MAX_FIFO</sub>                  | FIFO in all modes without ECC  | 601.32      | 543.77     | 458.09 | MHz   |
| F <sub>MAX_ECC</sub>                   | Block RAM and FIFO in ECC configuration  | 484.26      | 430.85     | 351.12 | MHz   |

**Notes:**

1. The timing report shows all of these parameters as T<sub>RCKO\_DO</sub>.
2. T<sub>RCKO\_DOR</sub> includes T<sub>RCKO\_DOW</sub>, T<sub>RCKO\_DOPR</sub>, and T<sub>RCKO\_DOPW</sub> as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with DO\_REG = 0.
4. T<sub>RCKO\_DO</sub> includes T<sub>RCKO\_DOP</sub> as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO\_REG = 1.
6. T<sub>RCKO\_FLAGS</sub> includes the following parameters: T<sub>RCKO\_AEMPTY</sub>, T<sub>RCKO\_AFULL</sub>, T<sub>RCKO\_EMPTY</sub>, T<sub>RCKO\_FULL</sub>, T<sub>RCKO\_RDERR</sub>, T<sub>RCKO\_WRERR</sub>.
7. T<sub>RCKO\_POINTERS</sub> includes both T<sub>RCKO\_RDCOUNT</sub> and T<sub>RCKO\_WRCOUNT</sub>.
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. These parameters include both A and B inputs as well as the parity inputs of A and B.
10. T<sub>RCO\_FLAGS</sub> includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

**Table 32: DSP48E1 Switching Characteristics (Cont'd)**

| Symbol   | Description  | Speed Grade |            |        | Units |
|--|--|-------------|------------|--------|-------|
|  |  | -3          | -2/-2L/-2G | -1     |       |
| <b>Clock to Outs from Input Register Clock to Cascading Output Pins</b>          |  |             |            |        |       |
| $T_{\text{DSPCKO}}\{\text{ACOUT}; \text{BCOUT}\}_{\{\text{AREG}; \text{BREG}\}}$ | CLK (ACOUT, BCOUT) to {A,B} register output                  | 0.55        | 0.62       | 0.74   | ns    |
| $T_{\text{DSPCKO\_CARRYCASCOU}}\{\text{AREG}, \text{BREG}\}_{\text{MULT}}$       | CLK (AREG, BREG) to CARRYCASCOU output using multiplier      | 3.55        | 4.06       | 4.84   | ns    |
| $T_{\text{DSPCKO\_CARRYCASCOU\_BREG}}$   | CLK (BREG) to CARRYCASCOU output not using multiplier        | 1.60        | 1.82       | 2.16   | ns    |
| $T_{\text{DSPCKO\_CARRYCASCOU\_DREG\_MULT}}$                                     | CLK (DREG) to CARRYCASCOU output using multiplier            | 3.52        | 4.03       | 4.79   | ns    |
| $T_{\text{DSPCKO\_CARRYCASCOU\_CREG}}$   | CLK (CREG) to CARRYCASCOU output                             | 1.64        | 1.88       | 2.23   | ns    |
| <b>Maximum Frequency</b>   |  |             |            |        |       |
| $F_{\text{MAX}}$   | With all registers used                                      | 741.84      | 650.20     | 547.95 | MHz   |
| $F_{\text{MAX\_PATDET}}$   | With pattern detector  | 627.35      | 549.75     | 463.61 | MHz   |
| $F_{\text{MAX\_MULT\_NOMREG}}$   | Two register multiply without MREG                           | 412.20      | 360.75     | 303.77 | MHz   |
| $F_{\text{MAX\_MULT\_NOMREG\_PATDET}}$   | Two register multiply without MREG with pattern detect       | 374.25      | 327.65     | 276.01 | MHz   |
| $F_{\text{MAX\_PREADD\_MULT\_NOADREG}}$  | Without ADREG  | 468.82      | 408.66     | 342.70 | MHz   |
| $F_{\text{MAX\_PREADD\_MULT\_NOADREG\_PATDET}}$                                  | Without ADREG with pattern detect                            | 468.82      | 408.66     | 342.58 | MHz   |
| $F_{\text{MAX\_NOPIPELINEREG}}$  | Without pipeline registers (MREG, ADREG)                     | 306.84      | 267.81     | 225.02 | MHz   |
| $F_{\text{MAX\_NOPIPELINEREG\_PATDET}}$  | Without pipeline registers (MREG, ADREG) with pattern detect | 285.23      | 249.13     | 209.38 | MHz   |

**Table 38: MMCM Specification (Cont'd)**

| Symbol   | Description                                       | Speed Grade                             |            |           | Units    |
|--|---|---|------------|-----------|----------|
|  |   | -3                                      | -2/-2L/-2G | -1        |          |
| MMCM_T <sub>LOCKMAX</sub>  | MMCM maximum Lock Time                            | 100                                     | 100        | 100       | μs       |
| MMCM_F <sub>OUTMAX</sub>   | MMCM maximum output frequency                     | 1066.00                                 | 933.00     | 800.00    | MHz      |
| MMCM_F <sub>OUTMIN</sub>   | MMCM minimum output frequency <sup>(5)(6)</sup>   | 4.69                                    | 4.69       | 4.69      | MHz      |
| MMCM_T <sub>EXTFDVAR</sub>   | External clock feedback variation                 | < 20% of clock input period or 1 ns Max |            |           |          |
| MMCM_RST <sub>MINPULSE</sub>   | Minimum reset pulse width                         | 5.00                                    | 5.00       | 5.00      | ns       |
| MMCM_F <sub>PFDMAX</sub>   | Maximum frequency at the phase frequency detector | 550.00                                  | 500.00     | 450.00    | MHz      |
| MMCM_F <sub>PFDMIN</sub>   | Minimum frequency at the phase frequency detector | 10.00                                   | 10.00      | 10.00     | MHz      |
| MMCM_T <sub>FBDELAY</sub>  | Maximum delay in the feedback path                | 3 ns Max or one CLKIN cycle             |            |           |          |
| <b>MMCM Switching Characteristics Setup and Hold</b>                     |   |   |            |           |          |
| T <sub>MMCMDCK_PSEN</sub> /<br>T <sub>MMCMCKD_PSEN</sub>                 | Setup and hold of phase-shift enable              | 1.04/0.00                               | 1.04/0.00  | 1.04/0.00 | ns       |
| T <sub>MMCMDCK_PSINCDEC</sub> /<br>T <sub>MMCMCKD_PSINCDEC</sub>         | Setup and hold of phase-shift increment/decrement | 1.04/0.00                               | 1.04/0.00  | 1.04/0.00 | ns       |
| T <sub>MMCMCKO_PSDONE</sub>  | Phase shift clock-to-out of PSDONE                | 0.59                                    | 0.68       | 0.81      | ns       |
| <b>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</b> |   |   |            |           |          |
| T <sub>MMCMDCK_DADDR</sub> /<br>T <sub>MMCMCKD_DADDR</sub>               | DADDR setup/hold                                  | 1.25/0.15                               | 1.40/0.15  | 1.63/0.15 | ns, Min  |
| T <sub>MMCMDCK_DI</sub> /T <sub>MMCMCKD_DI</sub>                         | DI setup/hold                                     | 1.25/0.15                               | 1.40/0.15  | 1.63/0.15 | ns, Min  |
| T <sub>MMCMDCK_DEN</sub> /T <sub>MMCMCKD_DEN</sub>                       | DEN setup/hold                                    | 1.76/0.00                               | 1.97/0.00  | 2.29/0.00 | ns, Min  |
| T <sub>MMCMDCK_DWE</sub> /T <sub>MMCMCKD_DWE</sub>                       | DWE setup/hold                                    | 1.25/0.15                               | 1.40/0.15  | 1.63/0.15 | ns, Min  |
| T <sub>MMCMCKO_DRDY</sub>  | CLK to out of DRDY                                | 0.65                                    | 0.72       | 0.99      | ns, Max  |
| F <sub>DCK</sub>   | DCLK frequency                                    | 200.00                                  | 200.00     | 200.00    | MHz, Max |

**Notes:**

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any MMCM outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as  $F_{VCO}/128$  assuming output duty cycle is 50%.
6. When CLKOUT4\_CASCADE = TRUE, MMCM\_F<sub>OUTMIN</sub> is 0.036 MHz.

Table 42: Clock-Capable Clock Input to Output Delay With MMCM

| Symbol   | Description  | Device     | Speed Grade |            |      | Units |
|--|--|------------|-------------|------------|------|-------|
|  |  |            | -3          | -2/-2L/-2G | -1   |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> MMCM. |  |            |             |            |      |       |
| T <sub>ICKOFMMCMCC</sub>   | Clock-capable clock input and OUTFF <i>with</i> MMCM | XC7V585T   | 1.07        | 1.07       | 1.07 | ns    |
|  |  | XC7V2000T  | N/A         | 0.82       | 0.82 | ns    |
|  |  | XC7VX330T  | 1.01        | 1.01       | 1.01 | ns    |
|  |  | XC7VX415T  | 1.07        | 1.07       | 1.07 | ns    |
|  |  | XC7VX485T  | 0.91        | 0.91       | 0.91 | ns    |
|  |  | XC7VX550T  | 0.97        | 0.97       | 0.97 | ns    |
|  |  | XC7VX690T  | 1.07        | 1.07       | 1.07 | ns    |
|  |  | XC7VX980T  | N/A         | 0.96       | 0.96 | ns    |
|  |  | XC7VX1140T | N/A         | 0.82       | 0.82 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
2. MMCM output jitter is already included in the timing calculation.

Table 43: Clock-Capable Clock Input to Output Delay With PLL

| Symbol  | Description   | Device     | Speed Grade |            |      | Units |
|---|---|------------|-------------|------------|------|-------|
|   |   |            | -3          | -2/-2L/-2G | -1   |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> PLL. |   |            |             |            |      |       |
| T <sub>ICKOFPLLCC</sub>   | Clock-capable clock input and OUTFF <i>with</i> PLL | XC7V585T   | 0.96        | 0.96       | 0.96 | ns    |
|   |   | XC7V2000T  | N/A         | 0.71       | 0.71 | ns    |
|   |   | XC7VX330T  | 0.90        | 0.90       | 0.90 | ns    |
|   |   | XC7VX415T  | 0.96        | 0.96       | 0.96 | ns    |
|   |   | XC7VX485T  | 0.80        | 0.80       | 0.80 | ns    |
|   |   | XC7VX550T  | 0.86        | 0.86       | 0.86 | ns    |
|   |   | XC7VX690T  | 0.96        | 0.96       | 0.96 | ns    |
|   |   | XC7VX980T  | N/A         | 0.85       | 0.85 | ns    |
|   |   | XC7VX1140T | N/A         | 0.71       | 0.71 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
2. PLL output jitter is already included in the timing calculation.

Table 44: Pin-to-Pin, Clock-to-Out using BUFIO

| Symbol  | Description                                | Speed Grade |            |      | Units |
|---|--|-------------|------------|------|-------|
|   |  | -3          | -2/-2L/-2G | -1   |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> BUFIO. |  |             |            |      |       |
| T <sub>ICKOFCS</sub>  | Clock-to-out of I/O clock for HR I/O banks | 4.93        | 5.52       | 6.20 | ns    |
|   | Clock-to-out of I/O clock for HP I/O banks | 4.85        | 5.44       | 6.11 | ns    |

Table 55: GTX Transceiver Reference Clock Switching Characteristics

| Symbol             | Description                     | Conditions             | All Speed Grades |     |     | Units |
|--------------------|---------------------------------|------------------------|------------------|-----|-----|-------|
|                    |                                 |                        | Min              | Typ | Max |       |
| F <sub>GCLK</sub>  | Reference clock frequency range | -3 speed grade         | 60               | –   | 700 | MHz   |
|                    |                                 | All other speed grades | 60               | –   | 670 | MHz   |
| T <sub>RCLK</sub>  | Reference clock rise time       | 20% – 80%              | –                | 200 | –   | ps    |
| T <sub>FCLK</sub>  | Reference clock fall time       | 80% – 20%              | –                | 200 | –   | ps    |
| T <sub>DCREF</sub> | Reference clock duty cycle      | Transceiver PLL only   | 40               | 50  | 60  | %     |




Figure 3: Reference Clock Timing Parameters

Table 56: GTX Transceiver PLL/Lock Time Adaptation

| Symbol             | Description   | Conditions  | All Speed Grades |        |                      | Units |
|--------------------|---|---|------------------|--------|----------------------|-------|
|                    |   |   | Min              | Typ    | Max                  |       |
| T <sub>LOCK</sub>  | Initial PLL lock  |   | –                | –      | 1                    | ms    |
| T <sub>DLOCK</sub> | Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).             | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | –                | 50,000 | 37 x10 <sup>6</sup>  | UI    |
|                    | Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled. |   | –                | 50,000 | 2.3 x10 <sup>6</sup> | UI    |

Table 59: GTX Transceiver Receiver Switching Characteristics

| Symbol   | Description   |                                     | Min   | Typ | Max                 | Units |
|--|---|-------------------------------------|-------|-----|---------------------|-------|
| F <sub>GTXRX</sub>   | Serial data rate  | RX oversampler not enabled          | 0.500 | –   | F <sub>GTXMAX</sub> | Gb/s  |
| T <sub>RXELECIDLE</sub>                                    | Time for RXELECIDLE to respond to loss or restoration of data |                                     | –     | 10  | –                   | ns    |
| RX <sub>OOBVDPP</sub>                                      | OOB detect threshold peak-to-peak                             |                                     | 60    | –   | 150                 | mV    |
| RX <sub>SST</sub>  | Receiver spread-spectrum tracking <sup>(1)</sup>              | Modulated @ 33 KHz                  | –5000 | –   | 0                   | ppm   |
| RX <sub>RL</sub>   | Run length (CID)  |                                     | –     | –   | 512                 | UI    |
| RX <sub>PPMTOL</sub>                                       | Data/REFCLK PPM offset tolerance                              | Bit rates ≤ 6.6 Gb/s                | –1250 | –   | 1250                | ppm   |
|  |   | Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s | –700  | –   | 700                 | ppm   |
|  |   | Bit rates > 8.0 Gb/s                | –200  | –   | 200                 | ppm   |
| <b>SJ Jitter Tolerance<sup>(2)</sup></b>                   |   |                                     |       |     |                     |       |
| JT_SJ <sub>12.5</sub>                                      | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 12.5 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>11.18</sub>                                     | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 11.18 Gb/s                          | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>10.32</sub>                                     | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 10.32 Gb/s                          | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>9.95</sub>                                      | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 9.95 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>9.8</sub>                                       | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 9.8 Gb/s                            | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>8.0</sub>                                       | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 8.0 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>6.6_QPLL</sub>                                  | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 6.6 Gb/s                            | 0.48  | –   | –                   | UI    |
| JT_SJ <sub>6.6_CPLL</sub>                                  | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 6.6 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>5.0</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 5.0 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>4.25</sub>                                      | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 4.25 Gb/s                           | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.75</sub>                                      | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.75 Gb/s                           | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.2</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.2 Gb/s <sup>(4)</sup>             | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>3.2L</sub>                                      | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.2 Gb/s <sup>(5)</sup>             | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>2.5</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 2.5 Gb/s <sup>(6)</sup>             | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>1.25</sub>                                      | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 1.25 Gb/s <sup>(7)</sup>            | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>500</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 500 Mb/s                            | 0.4   | –   | –                   | UI    |
| <b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b> |   |                                     |       |     |                     |       |
| JT_TJSE <sub>3.2</sub>                                     | Total jitter with stressed eye <sup>(8)</sup>                 | 3.2 Gb/s                            | 0.70  | –   | –                   | UI    |
| JT_TJSE <sub>6.6</sub>                                     |   | 6.6 Gb/s                            | 0.70  | –   | –                   | UI    |
| JT_SJSE <sub>3.2</sub>                                     | Sinusoidal jitter with stressed eye <sup>(8)</sup>            | 3.2 Gb/s                            | 0.1   | –   | –                   | UI    |
| JT_SJSE <sub>6.6</sub>                                     |   | 6.6 Gb/s                            | 0.1   | –   | –                   | UI    |

**Notes:**

- Using RXOUT\_DIV = 1, 2, and 4.
- All jitter values are based on a bit error ratio of 1e<sup>-12</sup>.
- The frequency of the injected sinusoidal jitter is 80 MHz.
- CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
- Composite jitter with RX equalizer enabled. DFE disabled.

## GTH Transceiver Specifications

### GTH Transceiver DC Input and Output Levels

Table 66 summarizes the DC specifications of the GTH transceivers in Virtex-7 T and XT FPGAs. Consult the *7 Series FPGAs GTX/GTH Transceiver User Guide (UG476)* for further details.

Table 66: GTH Transceiver DC Specifications

| Symbol               | DC Parameter  | Conditions                                | Min                          | Typ                      | Max                  | Units |
|----------------------|---|---|------------------------------|--------------------------|----------------------|-------|
| DV <sub>PPIN</sub>   | Differential peak-to-peak input voltage (external AC coupled) | >10.3125 Gb/s                             | 150                          | –                        | 1250                 | mV    |
|                      |   | 6.6 Gb/s to 10.3125 Gb/s                  | 150                          | –                        | 1250                 | mV    |
|                      |   | ≤ 6.6 Gb/s                                | 150                          | –                        | 2000                 | mV    |
| V <sub>IN</sub>      | Absolute input voltage  | DC coupled<br>V <sub>MGTAVTT</sub> = 1.2V | –400                         | –                        | V <sub>MGTAVTT</sub> | mV    |
| V <sub>CMIN</sub>    | Common mode input voltage                                     | DC coupled<br>V <sub>MGTAVTT</sub> = 1.2V | –                            | 2/3 V <sub>MGTAVTT</sub> | –                    | mV    |
| DV <sub>PPOUT</sub>  | Differential peak-to-peak output voltage <sup>(1)</sup>       | Transmitter output swing is set to 1010   | –                            | –                        | 800                  | mV    |
| V <sub>CMOUTDC</sub> | Common mode output voltage: DC coupled                        | Equation based                            | $V_{MGTAVTT} - DV_{PPOUT}/4$ |                          |                      | mV    |
| V <sub>CMOUTAC</sub> | Common mode output voltage: AC coupled                        | Equation based                            | $V_{MGTAVTT} - DV_{PPOUT}/2$ |                          |                      | mV    |
| R <sub>IN</sub>      | Differential input resistance                                 |   | –                            | 100                      | –                    | Ω     |
| R <sub>OUT</sub>     | Differential output resistance                                |   | –                            | 100                      | –                    | Ω     |
| T <sub>OSKEW</sub>   | Transmitter output pair (TXP and TXN) intra-pair skew         |   | –                            | –                        | 10                   | ps    |
| C <sub>EXT</sub>     | Recommended external AC coupling capacitor <sup>(2)</sup>     |   | –                            | 100                      | –                    | nF    |

**Notes:**

1. The output swing and preemphasis levels are programmable using the attributes discussed in the *7 Series FPGAs GTX/GTH Transceiver User Guide (UG476)*, and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 4: Single-Ended Peak-to-Peak Voltage

ds183\_01\_021611




Figure 5: Differential Peak-to-Peak Voltage

ds183\_02\_021611

Table 70: GTH Transceiver Reference Clock Switching Characteristics

| Symbol      | Description                     | Conditions           | All Speed Grades |     |     | Units |
|-------------|---------------------------------|----------------------|------------------|-----|-----|-------|
|             |                                 |                      | Min              | Typ | Max |       |
| $F_{GCLK}$  | Reference clock frequency range |                      | 60               | –   | 820 | MHz   |
| $T_{RCLK}$  | Reference clock rise time       | 20% – 80%            | –                | 200 | –   | ps    |
| $T_{FCLK}$  | Reference clock fall time       | 80% – 20%            | –                | 200 | –   | ps    |
| $T_{DCREF}$ | Reference clock duty cycle      | Transceiver PLL only | 40               | 50  | 60  | %     |




Figure 6: Reference Clock Timing Parameters

Table 71: GTH Transceiver PLL/Lock Time Adaptation

| Symbol      | Description   | Conditions  | All Speed Grades |        |                   | Units |
|-------------|---|---|------------------|--------|-------------------|-------|
|             |   |   | Min              | Typ    | Max               |       |
| $T_{LOCK}$  | Initial PLL lock  |   | –                | –      | 1                 | ms    |
| $T_{DLOCK}$ | Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).             | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | –                | 50,000 | $37 \times 10^6$  | UI    |
|             | Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled. |   | –                | 50,000 | $2.3 \times 10^6$ | UI    |

**Table 73: GTH Transceiver Transmitter Switching Characteristics (Cont'd)**

| Symbol                 | Description                            | Condition                | Min | Typ | Max  | Units |
|------------------------|--|--------------------------|-----|-----|------|-------|
| TJ <sub>8.0_CPLL</sub> | Total jitter <sup>(3)(4)</sup>         | 8.0 Gb/s                 | –   | –   | 0.32 | UI    |
| DJ <sub>8.0_CPLL</sub> | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.17 | UI    |
| TJ <sub>6.6_QPLL</sub> | Total jitter <sup>(2)(4)</sup>         | 6.6 Gb/s                 | –   | –   | 0.28 | UI    |
| DJ <sub>6.6_QPLL</sub> | Deterministic jitter <sup>(2)(4)</sup> |                          | –   | –   | 0.17 | UI    |
| TJ <sub>6.6_CPLL</sub> | Total jitter <sup>(3)(4)</sup>         | 6.6 Gb/s                 | –   | –   | 0.30 | UI    |
| DJ <sub>6.6_CPLL</sub> | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>5.0</sub>      | Total jitter <sup>(3)(4)</sup>         | 5.0 Gb/s                 | –   | –   | 0.30 | UI    |
| DJ <sub>5.0</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>4.25</sub>     | Total jitter <sup>(3)(4)</sup>         | 4.25 Gb/s                | –   | –   | 0.30 | UI    |
| DJ <sub>4.25</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>3.75</sub>     | Total jitter <sup>(3)(4)</sup>         | 3.75 Gb/s                | –   | –   | 0.30 | UI    |
| DJ <sub>3.75</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>3.20</sub>     | Total jitter <sup>(3)(4)</sup>         | 3.20 Gb/s <sup>(5)</sup> | –   | –   | 0.2  | UI    |
| DJ <sub>3.20</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.1  | UI    |
| TJ <sub>3.20L</sub>    | Total jitter <sup>(3)(4)</sup>         | 3.20 Gb/s <sup>(6)</sup> | –   | –   | 0.32 | UI    |
| DJ <sub>3.20L</sub>    | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.16 | UI    |
| TJ <sub>2.5</sub>      | Total jitter <sup>(3)(4)</sup>         | 2.5 Gb/s <sup>(7)</sup>  | –   | –   | 0.20 | UI    |
| DJ <sub>2.5</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.08 | UI    |
| TJ <sub>1.25</sub>     | Total jitter <sup>(3)(4)</sup>         | 1.25 Gb/s <sup>(8)</sup> | –   | –   | 0.15 | UI    |
| DJ <sub>1.25</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.06 | UI    |
| TJ <sub>500</sub>      | Total jitter <sup>(3)(4)</sup>         | 500 Mb/s                 | –   | –   | 0.1  | UI    |
| DJ <sub>500</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.03 | UI    |

**Notes:**

- Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTH Quads).
- Using QPLL\_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- Using CPLL\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit-error ratio of  $1e^{-12}$ .
- CPLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
- CPLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
- CPLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

Table 74: GTH Transceiver Receiver Switching Characteristics

| Symbol   | Description   |                                     | Min   | Typ | Max                 | Units |
|--|---|-------------------------------------|-------|-----|---------------------|-------|
| F <sub>GTHRX</sub>   | Serial data rate  | RX oversampler not enabled          | 0.500 | –   | F <sub>GTHMAX</sub> | Gb/s  |
| T <sub>RXELECIDLE</sub>                                    | Time for RXELECIDLE to respond to loss or restoration of data |                                     | –     | 10  | –                   | ns    |
| RX <sub>OOBVDDPP</sub>                                     | OOB detect threshold peak-to-peak                             |                                     | 60    | –   | 150                 | mV    |
| RX <sub>SST</sub>  | Receiver spread-spectrum tracking <sup>(1)</sup>              | Modulated @ 33 KHz                  | –5000 | –   | 0                   | ppm   |
| RX <sub>RL</sub>   | Run length (CID)  |                                     | –     | –   | 512                 | UI    |
| RX <sub>PPMTOL</sub>                                       | Data/REFCLK PPM offset tolerance                              | Bit rates ≤ 6.6 Gb/s                | –1250 | –   | 1250                | ppm   |
|  |   | Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s | –700  | –   | 700                 | ppm   |
|  |   | Bit rates > 8.0 Gb/s                | –200  | –   | 200                 | ppm   |
| <b>SJ Jitter Tolerance<sup>(2)</sup></b>                   |   |                                     |       |     |                     |       |
| JT_SJ <sub>13.1</sub>                                      | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 13.1 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>12.5</sub>                                      | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 12.5 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>11.3</sub>                                      | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 11.3 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>10.32_QPLL</sub>                                | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 10.32 Gb/s                          | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>10.32_CPLL</sub>                                | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 10.32 Gb/s                          | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>9.8</sub>                                       | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 9.8 Gb/s                            | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>8.0_QPLL</sub>                                  | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 8.0 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>8.0_CPLL</sub>                                  | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 8.0 Gb/s                            | 0.42  | –   | –                   | UI    |
| JT_SJ <sub>6.6_QPLL</sub>                                  | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 6.6 Gb/s                            | 0.48  | –   | –                   | UI    |
| JT_SJ <sub>6.6_CPLL</sub>                                  | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 6.6 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>5.0</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 5.0 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>4.25</sub>                                      | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 4.25 Gb/s                           | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.75</sub>                                      | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.75 Gb/s                           | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.2</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.2 Gb/s <sup>(4)</sup>             | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>3.2L</sub>                                      | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.2 Gb/s <sup>(5)</sup>             | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>2.5</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 2.5 Gb/s <sup>(6)</sup>             | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>1.25</sub>                                      | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 1.25 Gb/s <sup>(7)</sup>            | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>500</sub>                                       | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 500 Mb/s                            | 0.4   | –   | –                   | UI    |
| <b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b> |   |                                     |       |     |                     |       |
| JT_TJSE <sub>3.2</sub>                                     | Total jitter with stressed eye <sup>(8)</sup>                 | 3.2 Gb/s                            | 0.70  | –   | –                   | UI    |
| JT_TJSE <sub>6.6</sub>                                     |   | 6.6 Gb/s                            | 0.70  | –   | –                   | UI    |
| JT_SJSE <sub>3.2</sub>                                     | Sinusoidal jitter with stressed eye <sup>(8)</sup>            | 3.2 Gb/s                            | 0.1   | –   | –                   | UI    |
| JT_SJSE <sub>6.6</sub>                                     |   | 6.6 Gb/s                            | 0.1   | –   | –                   | UI    |

**Notes:**

- Using RXOUT\_DIV = 1, 2, and 4.
- All jitter values are based on a bit error ratio of 1e<sup>-12</sup>.
- The frequency of the injected sinusoidal jitter is 80 MHz.
- CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
- Composite jitter with RX equalizer enabled. DFE disabled.