

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	45525
Number of Logic Elements/Cells	582720
Total RAM Bits	29306880
Number of I/O	850
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	1760-BBGA, FCBGA
Supplier Device Package	1761-FCBGA (42.5x42.5)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc7v585t-3ffg1761e

Table 1: Absolute Maximum Ratings⁽¹⁾ (Cont'd)

Symbol	Description	Min	Max	Units
$V_{MGTAVTTRCAL}$	Analog supply voltage for the resistor calibration circuit of the GTX/GTH transceiver column	-0.5	1.32	V
V_{IN}	Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage	-0.5	1.26	V
I_{DCIN}	DC input current for receiver input pins DC coupled $V_{MGTAVTT} = 1.2V$	-	14	mA
I_{DCOUT}	DC output current for transmitter pins DC coupled $V_{MGTAVTT} = 1.2V$	-	14	mA
XADC				
V_{CCADC}	XADC supply relative to GNDADC	-0.5	2.0	V
V_{REFP}	XADC reference input relative to GNDADC	-0.5	2.0	V
Temperature				
T_{STG}	Storage temperature (ambient)	-65	150	°C
T_{SOL}	Maximum soldering temperature for Pb/Sn component bodies ⁽⁶⁾	-	+220	°C
	Maximum soldering temperature for Pb-free component bodies ⁽⁶⁾	-	+260	°C
T_j	Maximum junction temperature ⁽⁶⁾	-	+125	°C

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)).
- The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see [Table 4](#) and [Table 5](#).
- See [Table 10](#) for TMD5_33 specifications.
- For soldering guidelines and thermal considerations, see the *7 Series FPGA Packaging and Pinout Specification* ([UG475](#)).

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾

Symbol	Description	Min	Typ	Max	Units
FPGA Logic					
$V_{CCINT}^{(3)}$	Internal supply voltage	0.97	1.00	1.03	V
	Internal supply voltage for -1C devices with voltage identification (VID) bit programmed to run at 0.9V typical ⁽⁴⁾ .	0.87	0.90	0.93	V
$V_{CCBRAM}^{(3)}$	Block RAM supply voltage	0.97	1.00	1.03	V
	Block RAM supply voltage for -1C devices with voltage identification (VID) bit programmed to run at 0.9V typical ⁽⁴⁾ .	0.87	0.90	1.03	V
V_{CCAUX}	Auxiliary supply voltage	1.71	1.80	1.89	V
$V_{CCO}^{(5)(6)}$	Supply voltage for 3.3V HR I/O banks	1.14	-	3.465	V
	Supply voltage for 1.8V HP I/O banks	1.14	-	1.89	V
V_{CCAUX_IO}	Auxiliary supply voltage when set to 1.8V	1.71	1.80	1.89	V
	Auxiliary supply voltage when set to 2.0V	1.94	2.00	2.06	V
$V_{IN}^{(7)}$	I/O input voltage	-0.20	-	$V_{CCO} + 0.2$	V
	I/O input voltage (when $V_{CCO} = 3.3V$) for V_{REF} and differential I/O standards except TMD5_33 ⁽⁸⁾	-0.20	-	2.625	V
$I_{IN}^{(9)}$	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	-	-	10	mA
$V_{CCBATT}^{(10)}$	Battery voltage	1.0	-	1.89	V

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾ (Cont'd)

Symbol	Description	Min	Typ	Max	Units
GTX and GTH Transceivers					
V _{MGTAVCC} ⁽¹¹⁾	Analog supply voltage for the GTX/GTH transceiver QPLL frequency range ≤ 10.3125 GHz ⁽¹²⁾⁽¹³⁾	0.97	1.0	1.08	V
	Analog supply voltage for the GTX/GTH transceiver QPLL frequency range > 10.3125 GHz	1.02	1.05	1.08	V
V _{MGTAVTT} ⁽¹¹⁾	Analog supply voltage for the GTX/GTH transmitter and receiver termination circuits	1.17	1.2	1.23	V
V _{MGTVCCAUX} ⁽¹¹⁾	Auxiliary analog Quad PLL (QPLL) voltage supply for the transceivers	1.75	1.80	1.85	V
V _{MGTAVTTRCAL} ⁽¹¹⁾	Analog supply voltage for the resistor calibration circuit of the GTX/GTH transceiver column	1.17	1.2	1.23	V
XADC					
V _{CCADC}	XADC supply relative to GNDADC	1.71	1.80	1.89	V
V _{REFP}	Externally supplied reference voltage	1.20	1.25	1.30	V
Temperature					
T _j	Junction temperature operating range for commercial (C) temperature devices	0	–	85	°C
	Junction temperature operating range for extended (E) temperature devices	0	–	100	°C
	Junction temperature operating range for industrial (I) temperature devices	–40	–	100	°C

Notes:

- All voltages are relative to ground.
- For the design of the power distribution system, consult the *7 Series FPGAs PCB Design and Pin Planning Guide* (UG483).
- V_{CCINT} and V_{CCBRAM} should be connected to the same supply.
- For more information on the VID bit see the *Lowering Power using the Voltage Identification Bit* application note (XAPP555).
- Configuration data is retained even if V_{CCO} drops to 0V.
- Includes V_{CCO} of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
- The lower absolute voltage specification always applies.
- See Table 10 for TMD5_33 specifications.
- A total of 200 mA per bank should not be exceeded.
- V_{CCBATT} is required only when using bitstream encryption. If battery is not used, connect V_{CCBATT} to either ground or V_{CCAUX}.
- Each voltage listed requires the filter circuit described in the *7 Series FPGAs GTX/GTH Transceiver User Guide* (UG476).
- For data rates ≤ 10.3125 Gb/s, V_{MGTAVCC} should be 1.0V ±3% for lower power consumption.
- For lower power consumption, V_{MGTAVCC} should be 1.0V ±3% over the entire CPLL frequency range.

Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Min	Typ ⁽¹⁾	Max	Units
V _{DRINT}	Data retention V _{CCINT} voltage (below which configuration data might be lost)	0.75	–	–	V
V _{DRI}	Data retention V _{CCAUX} voltage (below which configuration data might be lost)	1.5	–	–	V
I _{REF}	V _{REF} leakage current per pin	–	–	15	µA
I _L	Input or output leakage current per pin (sample-tested)	–	–	15	µA
C _{IN} ⁽²⁾	Die input capacitance at the pad	–	–	8	pF
I _{RPU}	Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 3.3V	90	–	330	µA
	Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 2.5V	68	–	250	µA
	Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.8V	34	–	220	µA
	Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.5V	23	–	150	µA
	Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.2V	12	–	120	µA

Table 5: V_{IN} Maximum Allowed AC Voltage Overshoot and Undershoot for 1.8V HP I/O Banks⁽¹⁾⁽²⁾

AC Voltage Overshoot	% of UI @-40°C to 100°C	AC Voltage Undershoot	% of UI @-40°C to 100°C
$V_{CCO} + 0.55$	100	-0.55	100
$V_{CCO} + 0.60$	50.0	-0.60	50.0
$V_{CCO} + 0.65$	50.0	-0.65	50.0
$V_{CCO} + 0.70$	47.0	-0.70	50.0
$V_{CCO} + 0.75$	21.2	-0.75	50.0
$V_{CCO} + 0.80$	9.71	-0.80	50.0
$V_{CCO} + 0.85$	4.51	-0.85	28.4
$V_{CCO} + 0.90$	2.12	-0.90	12.7
$V_{CCO} + 0.95$	1.01	-0.95	5.79

Notes:

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20 μ s.

Table 6: Typical Quiescent Supply Current

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
I_{CCINTQ}	Quiescent V_{CCINT} supply current	XC7V585T	1483	1483	1483	mA
		XC7V2000T	N/A	3756	3756	mA
		XC7VX330T	1012	1012	1012	mA
		XC7VX415T	1324	1324	1324	mA
		XC7VX485T	1578	1578	1578	mA
		XC7VX550T	2214	2214	2214	mA
		XC7VX690T	2214	2214	2214	mA
		XC7VX980T	N/A	2580	2580	mA
		XC7VX1140T	N/A	3448	3448	mA
I_{CCOQ}	Quiescent V_{CCO} supply current	XC7V585T	1	1	1	mA
		XC7V2000T	N/A	1	1	mA
		XC7VX330T	1	1	1	mA
		XC7VX415T	1	1	1	mA
		XC7VX485T	1	1	1	mA
		XC7VX550T	1	1	1	mA
		XC7VX690T	1	1	1	mA
		XC7VX980T	N/A	1	1	mA
		XC7VX1140T	N/A	1	1	mA

Table 7 shows the minimum current, in addition to I_{CCQ} , that is required by Virtex-7 T and XT devices for proper power-on and configuration. If the current minimums shown in Table 6 and Table 7 are met, the device powers on after all five supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after V_{CCINT} is applied.

Once initialized and configured, use the XPower tools to estimate current drain on these supplies.

Table 7: Power-On Current for Virtex-7 T and XT Devices

Device	$I_{CCINTMIN}$	$I_{CCAUXMIN}$	I_{CCOMIN}	I_{CCAUX_IO}	I_{CCBRAM}	Units
	Typ ⁽¹⁾	Typ ⁽¹⁾	Typ ⁽¹⁾	Typ ⁽¹⁾	Typ ⁽¹⁾	
XC7V585T	$I_{CCINTQ} + 2700$	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 60$ mA per bank	$I_{CCOAUxIOQ} + 40$ mA per bank	$I_{CCBRAMQ} + 108$	mA
XC7V2000T	$I_{CCINTQ} + 4000$	$I_{CCAUXQ} + 80$	$I_{CCOQ} + 60$ mA per bank	$I_{CCOAUxIOQ} + 40$ mA per bank	$I_{CCBRAMQ} + 176$	mA
XC7VX330T	$I_{CCINTQ} + 1000$	$I_{CCAUXQ} + 65$	$I_{CCOQ} + 40$ mA per bank	$I_{CCOAUxIOQ} + 40$ mA per bank	$I_{CCBRAMQ} + 95$	mA
XC7VX415T	$I_{CCINTQ} + 1200$	$I_{CCAUXQ} + 75$	$I_{CCOQ} + 40$ mA per bank	$I_{CCOAUxIOQ} + 40$ mA per bank	$I_{CCBRAMQ} + 115$	mA
XC7VX485T	$I_{CCINTQ} + 1200$	$I_{CCAUXQ} + 80$	$I_{CCOQ} + 40$ mA per bank	$I_{CCOAUxIOQ} + 40$ mA per bank	$I_{CCBRAMQ} + 140$	mA
XC7VX550T	$I_{CCINTQ} + 3300$	$I_{CCAUXQ} + 143$	$I_{CCOQ} + 40$ mA per bank	$I_{CCOAUxIOQ} + 57$ mA per bank	$I_{CCBRAMQ} + 200$	mA
XC7VX690T	$I_{CCINTQ} + 3300$	$I_{CCAUXQ} + 143$	$I_{CCOQ} + 40$ mA per bank	$I_{CCOAUxIOQ} + 57$ mA per bank	$I_{CCBRAMQ} + 200$	mA
XC7VX980T	$I_{CCINTQ} + 6500$	$I_{CCAUXQ} + 202$	$I_{CCOQ} + 40$ mA per bank	$I_{CCOAUxIOQ} + 60$ mA per bank	$I_{CCBRAMQ} + 204$	mA
XC7VX1140T	$I_{CCINTQ} + 8000$	$I_{CCAUXQ} + 235$	$I_{CCOQ} + 40$ mA per bank	$I_{CCOAUxIOQ} + 63$ mA per bank	$I_{CCBRAMQ} + 256$	mA

Notes:

1. Typical values are specified at nominal voltage, 25°C.
2. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

Table 8: Power Supply Ramp Time

Symbol	Description	Conditions	Min	Max	Units
T_{VCCINT}	Ramp time from GND to 90% of V_{CCINT}		0.2	50	ms
T_{VCCO}	Ramp time from GND to 90% of V_{CCO}		0.2	50	ms
T_{VCCAUX}	Ramp time from GND to 90% of V_{CCAUX}		0.2	50	ms
T_{VCCAUX_IO}	Ramp time from GND to 90% of V_{CCAUX_IO}		0.2	50	ms
$T_{VCCBRAM}$	Ramp time from GND to 90% of V_{CCBRAM}		0.2	50	ms
$T_{VCCO2VCCAUX}$	Allowed time per power cycle for $V_{CCO} - V_{CCAUX} > 2.625V$	$T_J = 100^{\circ}C^{(1)}$	–	500	ms
		$T_J = 85^{\circ}C^{(1)}$	–	800	
$T_{MGTAVCC}$	Ramp time from GND to 90% of $V_{MGTAVCC}$		0.2	50	ms
$T_{MGTAVTT}$	Ramp time from GND to 90% of $V_{MGTAVTT}$		0.2	50	ms
$T_{MGTVCCAUX}$	Ramp time from GND to 90% of $V_{MGTVCCAUX}$		0.2	50	ms

Notes:

1. Based on 240,000 power cycles with nominal V_{CCO} of 3.3V or 36,500 power cycles with a worst case V_{CCO} of 3.465V.

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the ISE® Design Suite 14.5 and Vivado® Design Suite 2013.1 as outlined in [Table 14](#).

Table 14: Virtex-7 T and XT FPGA Speed Specification Version By Device/Speed Grade

Version In:		Typical V _{CCINT}	Device
ISE 14.5	Vivado 2013.1		
1.09	1.09	1.0V	XC7V585T, XC7VX485T
N/A	1.08	1.0V	XC7V2000T
1.08	1.08	1.0V	XC7VX330T, XC7VX415T, XC7VX550T, XC7VX690T, XC7VX980T
N/A	1.08	1.0V	XC7VX1140T

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-7 T and XT FPGAs.

Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Virtex-7 T and XT devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [AC Switching Characteristics, page 12](#). In each table, the I/O bank type is either High Performance (HP) or High Range (HR).

Table 17: Networking Applications Interface Performances

Description	I/O Bank Type	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)	HR	710	710	625	Mb/s
	HP	710	710	625	Mb/s
DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14)	HR	1250	1250	950	Mb/s
	HP	1600	1400	1250	Mb/s
SDR LVDS receiver (SFI-4.1) ⁽¹⁾	HR	710	710	625	Mb/s
	HP	710	710	625	Mb/s
DDR LVDS receiver (SPI-4.2) ⁽¹⁾	HR	1250	1250	950	Mb/s
	HP	1600	1400	1250	Mb/s

Notes:

1. LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

Table 18: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface Generator⁽¹⁾⁽²⁾

Memory Standard	I/O Bank Type	V _{CCAUX_IO}	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
4:1 Memory Controllers						
DDR3	HP	2.0V	1866	1866	1600	Mb/s
	HP	1.8V	1600	1333	1066	Mb/s
	HR	N/A	1066	1066	800	Mb/s
DDR3L	HP	2.0V	1600	1600	1333	Mb/s
	HP	1.8V	1333	1066	800	Mb/s
	HR	N/A	800	800	667	Mb/s
DDR2	HP	2.0V	800	800	800	Mb/s
	HP	1.8V	800	800	800	Mb/s
	HR	N/A	800	800	800	Mb/s
RLDRAM III	HP	2.0V	800	667	667	MHz
	HP	1.8V	550	500	450	MHz
	HR	N/A	N/A			
2:1 Memory Controllers						
DDR3	HP	2.0V	1066	1066	800	Mb/s
	HP	1.8V	1066	1066	800	Mb/s
	HR	N/A	1066	1066	800	Mb/s
DDR3L	HP	2.0V	1066	1066	800	Mb/s
	HP	1.8V	1066	1066	800	Mb/s
	HR	N/A	800	800	667	Mb/s
DDR2	HP	2.0V	800	800	800	Mb/s
	HP	1.8V				
	HR	N/A				
QDR II+ ⁽³⁾	HP	2.0V	550	500	450	MHz
	HP	1.8V				
	HR	N/A				
RLDRAM II	HP	2.0V	533	500	450	MHz
	HP	1.8V				
	HR	N/A				
LPDDR2	HP	2.0V	667	667	667	Mb/s
	HP	1.8V	667	667	667	Mb/s
	HR	N/A	667	667	667	Mb/s

Notes:

1. V_{REF} tracking is required. For more information, see the *7 Series FPGAs Memory Interface Solutions User Guide* ([UG586](#)).
2. When using the internal V_{REF} the maximum data rate is 800 Mb/s (400 MHz).
3. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 29: CLB Distributed RAM Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
Sequential Delays					
$T_{SHCKO}^{(1)}$	Clock to A – B outputs	0.68	0.70	0.85	ns, Max
T_{SHCKO_1}	Clock to AMUX – BMUX outputs	0.91	0.95	1.15	ns, Max
Setup and Hold Times Before/After Clock CLK					
$T_{DS_L\text{RAM}}/T_{DH_L\text{RAM}}$	A – D inputs to CLK	0.45/0.23	0.45/0.24	0.54/0.27	ns, Min
$T_{AS_L\text{RAM}}/T_{AH_L\text{RAM}}$	Address An inputs to clock	0.13/0.50	0.14/0.50	0.17/0.58	ns, Min
	Address An inputs through MUXs and/or carry logic to clock	0.40/0.16	0.42/0.17	0.52/0.23	ns, Min
$T_{WS_L\text{RAM}}/T_{WH_L\text{RAM}}$	WE input to clock	0.29/0.09	0.30/0.09	0.36/0.09	ns, Min
$T_{CECK_L\text{RAM}}/T_{CKCE_L\text{RAM}}$	CE input to CLK	0.29/0.09	0.30/0.09	0.37/0.09	ns, Min
Clock CLK					
T_{MPW}	Minimum pulse width	0.68	0.77	0.91	ns, Min
T_{MCP}	Minimum clock period	1.35	1.54	1.82	ns, Min

Notes:

- T_{SHCKO} also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

CLB Shift Register Switching Characteristics (SLICEM Only)

Table 30: CLB Shift Register Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
Sequential Delays					
T_{REG}	Clock to A – D outputs	0.96	0.98	1.20	ns, Max
T_{REG_MUX}	Clock to AMUX – DMUX output	1.19	1.23	1.50	ns, Max
T_{REG_M31}	Clock to DMUX output via M31 output	0.89	0.91	1.10	ns, Max
Setup and Hold Times Before/After Clock CLK					
$T_{WS_SHFREG}/T_{WH_SHFREG}$	WE input	0.26/0.09	0.27/0.09	0.33/0.09	ns, Min
$T_{CECK_SHFREG}/T_{CKCE_SHFREG}$	CE input to CLK	0.27/0.09	0.28/0.09	0.33/0.09	ns, Min
$T_{DS_SHFREG}/T_{DH_SHFREG}$	A – D inputs to CLK	0.28/0.26	0.28/0.26	0.33/0.30	ns, Min
Clock CLK					
T_{MPW_SHFREG}	Minimum pulse width	0.55	0.65	0.78	ns, Min

Block RAM and FIFO Switching Characteristics

Table 31: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
Block RAM and FIFO Clock-to-Out Delays					
T _{RCKO_DO} and T _{RCKO_DO_REG} ⁽¹⁾	Clock CLK to DOUT output (without output register) ⁽²⁾⁽³⁾	1.57	1.80	2.08	ns, Max
	Clock CLK to DOUT output (with output register) ⁽⁴⁾⁽⁵⁾	0.54	0.63	0.75	ns, Max
T _{RCKO_DO_ECC} and T _{RCKO_DO_ECC_REG}	Clock CLK to DOUT output with ECC (without output register) ⁽²⁾⁽³⁾	2.35	2.58	3.26	ns, Max
	Clock CLK to DOUT output with ECC (with output register) ⁽⁴⁾⁽⁵⁾	0.62	0.69	0.80	ns, Max
T _{RCKO_DO_CASCOUT} and T _{RCKO_DO_CASCOUT_REG}	Clock CLK to DOUT output with Cascade (without output register) ⁽²⁾	2.21	2.45	2.80	ns, Max
	Clock CLK to DOUT output with Cascade (with output register) ⁽⁴⁾	0.98	1.08	1.24	ns, Max
T _{RCKO_FLAGS}	Clock CLK to FIFO flags outputs ⁽⁶⁾	0.65	0.74	0.89	ns, Max
T _{RCKO_POINTERS}	Clock CLK to FIFO pointers outputs ⁽⁷⁾	0.79	0.87	0.98	ns, Max
T _{RCKO_PARITY_ECC}	Clock CLK to ECCPARITY in ECC encode only mode	0.66	0.72	0.80	ns, Max
T _{RCKO_SDBIT_ECC} and T _{RCKO_SDBIT_ECC_REG}	Clock CLK to BITERR (without output register)	2.17	2.38	3.01	ns, Max
	Clock CLK to BITERR (with output register)	0.57	0.65	0.76	ns, Max
T _{RCKO_RDADDR_ECC} and T _{RCKO_RDADDR_ECC_REG}	Clock CLK to RDADDR output with ECC (without output register)	0.64	0.74	0.90	ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.71	0.79	0.92	ns, Max
Setup and Hold Times Before/After Clock CLK					
T _{RCKC_ADDRA} /T _{RCKC_ADDRA}	ADDR inputs ⁽⁸⁾	0.38/0.27	0.42/0.28	0.48/0.31	ns, Min
T _{RDCK_DI_WF_NC} / T _{RCKD_DI_WF_NC}	Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode ⁽⁹⁾	0.49/0.51	0.55/0.53	0.63/0.57	ns, Min
T _{RDCK_DI_RF} /T _{RCKD_DI_RF}	Data input setup/hold time when block RAM is configured in READ_FIRST mode ⁽⁹⁾	0.17/0.25	0.19/0.29	0.21/0.35	ns, Min
T _{RDCK_DI_ECC} /T _{RCKD_DI_ECC}	DIN inputs with block RAM ECC in standard mode ⁽⁹⁾	0.42/0.37	0.47/0.39	0.53/0.43	ns, Min
T _{RDCK_DI_ECCW} /T _{RCKD_DI_ECCW}	DIN inputs with block RAM ECC encode only ⁽⁹⁾	0.79/0.37	0.87/0.39	0.99/0.43	ns, Min
T _{RDCK_DI_ECC_FIFO} / T _{RCKD_DI_ECC_FIFO}	DIN inputs with FIFO ECC in standard mode ⁽⁹⁾	0.89/0.47	0.98/0.50	1.12/0.54	ns, Min
T _{RCKC_INJECTBITERR} / T _{RCKC_INJECTBITERR}	Inject single/double bit error in ECC mode	0.49/0.30	0.55/0.31	0.63/0.34	ns, Min
T _{RCKC_EN} /T _{RCKC_EN}	Block RAM Enable (EN) input	0.30/0.17	0.33/0.18	0.38/0.20	ns, Min
T _{RCKC_REGCE} /T _{RCKC_REGCE}	CE input of output register	0.21/0.13	0.25/0.13	0.31/0.14	ns, Min
T _{RCKC_RSTREG} /T _{RCKC_RSTREG}	Synchronous RSTREG input	0.25/0.06	0.27/0.06	0.29/0.06	ns, Min
T _{RCKC_RSTRAM} /T _{RCKC_RSTRAM}	Synchronous RSTRAM input	0.27/0.35	0.29/0.37	0.31/0.39	ns, Min
T _{RCKC_WEA} /T _{RCKC_WEA}	Write Enable (WE) input (Block RAM only)	0.38/0.15	0.41/0.16	0.46/0.17	ns, Min
T _{RCKC_WREN} /T _{RCKC_WREN}	WREN FIFO inputs	0.39/0.25	0.39/0.30	0.40/0.37	ns, Min
T _{RCKC_RDEN} /T _{RCKC_RDEN}	RDEN FIFO inputs	0.36/0.26	0.36/0.30	0.37/0.37	ns, Min
Reset Delays					
T _{RCO_FLAGS}	Reset RST to FIFO flags/pointers ⁽¹⁰⁾	0.76	0.83	0.93	ns, Max
T _{RREC_RST} /T _{RREM_RST}	FIFO reset recovery and removal timing ⁽¹¹⁾	1.59/−0.68	1.76/−0.68	2.01/−0.68	ns, Max

DSP48E1 Switching Characteristics

Table 32: DSP48E1 Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
Setup and Hold Times of Data/Control Pins to the Input Register Clock					
$T_{\text{DSPDCK_A_AREG}}/T_{\text{DSPCKD_A_AREG}}$	A input to A register CLK	0.24/0.12	0.27/0.14	0.31/0.16	ns
$T_{\text{DSPDCK_B_BREG}}/T_{\text{DSPCKD_B_BREG}}$	B input to B register CLK	0.28/0.13	0.32/0.14	0.39/0.15	ns
$T_{\text{DSPDCK_C_CREG}}/T_{\text{DSPCKD_C_CREG}}$	C input to C register CLK	0.15/0.15	0.17/0.17	0.20/0.20	ns
$T_{\text{DSPDCK_D_DREG}}/T_{\text{DSPCKD_D_DREG}}$	D input to D register CLK	0.21/0.19	0.27/0.22	0.35/0.26	ns
$T_{\text{DSPDCK_ACIN_AREG}}/T_{\text{DSPCKD_ACIN_AREG}}$	ACIN input to A register CLK	0.21/0.12	0.24/0.14	0.27/0.16	ns
$T_{\text{DSPDCK_BCIN_BREG}}/T_{\text{DSPCKD_BCIN_BREG}}$	BCIN input to B register CLK	0.22/0.13	0.25/0.14	0.30/0.15	ns
Setup and Hold Times of Data Pins to the Pipeline Register Clock					
$T_{\text{DSPDCK_}\{A, B\}_MREG_MULT}/T_{\text{DSPCKD_B_MREG_MULT}}$	{A, B,} input to M register CLK using multiplier	2.04/-0.01	2.34/-0.01	2.79/-0.01	ns
$T_{\text{DSPDCK_}\{A, B\}_ADREG}/T_{\text{DSPCKD_D_ADREG}}$	{A, D} input to AD register CLK	1.09/-0.02	1.25/-0.02	1.49/-0.02	ns
Setup and Hold Times of Data/Control Pins to the Output Register Clock					
$T_{\text{DSPDCK_}\{A, B\}_PREG_MULT}/T_{\text{DSPCKD_}\{A, B\}_PREG_MULT}$	{A, B,} input to P register CLK using multiplier	3.41/-0.24	3.90/-0.24	4.64/-0.24	ns
$T_{\text{DSPDCK_D_PREG_MULT}}/T_{\text{DSPCKD_D_PREG_MULT}}$	D input to P register CLK using multiplier	3.33/-0.62	3.81/-0.62	4.53/-0.62	ns
$T_{\text{DSPDCK_}\{A, B\}_PREG}/T_{\text{DSPCKD_}\{A, B\}_PREG}$	A or B input to P register CLK not using multiplier	1.47/-0.24	1.68/-0.24	2.00/-0.24	ns
$T_{\text{DSPDCK_C_PREG}}/T_{\text{DSPCKD_C_PREG}}$	C input to P register CLK not using multiplier	1.30/-0.22	1.49/-0.22	1.78/-0.22	ns
$T_{\text{DSPDCK_PCIN_PREG}}/T_{\text{DSPCKD_PCIN_PREG}}$	PCIN input to P register CLK	1.12/-0.13	1.28/-0.13	1.52/-0.13	ns
Setup and Hold Times of the CE Pins					
$T_{\text{DSPDCK_}\{CEA;CEB\}_AREG;BREG}/T_{\text{DSPCKD_}\{CEA;CEB\}_AREG;BREG}$	{CEA; CEB} input to {A; B} register CLK	0.30/0.05	0.36/0.06	0.44/0.09	ns
$T_{\text{DSPDCK_CEC_CREG}}/T_{\text{DSPCKD_CEC_CREG}}$	CEC input to C register CLK	0.24/0.08	0.29/0.09	0.36/0.11	ns
$T_{\text{DSPDCK_CED_DREG}}/T_{\text{DSPCKD_CED_DREG}}$	CED input to D register CLK	0.31/-0.02	0.36/-0.02	0.44/-0.02	ns
$T_{\text{DSPDCK_CEM_MREG}}/T_{\text{DSPCKD_CEM_MREG}}$	CEM input to M register CLK	0.26/0.15	0.29/0.17	0.33/0.20	ns
$T_{\text{DSPDCK_CEP_PREG}}/T_{\text{DSPCKD_CEP_PREG}}$	CEP input to P register CLK	0.31/0.01	0.36/0.01	0.45/0.01	ns
Setup and Hold Times of the RST Pins					
$T_{\text{DSPDCK_}\{RSTA;RSTB\}_AREG;BREG}/T_{\text{DSPCKD_}\{RSTA;RSTB\}_AREG;BREG}$	{RSTA, RSTB} input to {A, B} register CLK	0.34/0.10	0.39/0.11	0.47/0.13	ns
$T_{\text{DSPDCK_RSTC_CREG}}/T_{\text{DSPCKD_RSTC_CREG}}$	RSTC input to C register CLK	0.06/0.22	0.07/0.24	0.08/0.26	ns
$T_{\text{DSPDCK_RSTD_DREG}}/T_{\text{DSPCKD_RSTD_DREG}}$	RSTD input to D register CLK	0.37/0.06	0.42/0.06	0.50/0.07	ns
$T_{\text{DSPDCK_RSTM_MREG}}/T_{\text{DSPCKD_RSTM_MREG}}$	RSTM input to M register CLK	0.18/0.18	0.20/0.21	0.23/0.24	ns
$T_{\text{DSPDCK_RSTP_PREG}}/T_{\text{DSPCKD_RSTP_PREG}}$	RSTP input to P register CLK	0.24/0.01	0.26/0.01	0.30/0.01	ns
Combinatorial Delays from Input Pins to Output Pins					
$T_{\text{DSPDO_A_CARRYOUT_MULT}}$	A input to CARRYOUT output using multiplier	3.21	3.69	4.39	ns
$T_{\text{DSPDO_D_P_MULT}}$	D input to P output using multiplier	3.15	3.61	4.30	ns

Clock Buffers and Networks

Table 33: Global Clock Switching Characteristics (Including BUFGCTRL)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
$T_{BCCCK_CE}/T_{BCCCK_CE}^{(1)}$	CE pins setup/hold	0.12/0.30	0.14/0.38	0.26/0.38	ns
$T_{BCCCK_S}/T_{BCCCK_S}^{(1)}$	S pins setup/hold	0.12/0.30	0.14/0.38	0.26/0.38	ns
$T_{BCCCKO_O}^{(2)}$	BUFGCTRL delay from I/O to O	0.08	0.10	0.12	ns
Maximum Frequency					
F_{MAX_BUFG}	Global clock tree (BUFG)	741.00	710.00	625.00	MHz

Notes:

- T_{BCCCK_CE} and T_{BCCCK_S} must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
- T_{BCCCKO_O} (BUFG delay from I/O to O) values are the same as T_{BCCCKO_O} values.

Table 34: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
T_{BIOCKO_O}	Clock to out delay from I to O	1.04	1.14	1.32	ns
Maximum Frequency					
F_{MAX_BUFIO}	I/O clock tree (BUFIO)	800.00	800.00	710.00	MHz

Table 35: Regional Clock Buffer Switching Characteristics (BUFR)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
T_{BRCKO_O}	Clock to out delay from I to O	0.60	0.65	0.77	ns
$T_{BRCKO_O_BYP}$	Clock to out delay from I to O with Divide Bypass attribute set	0.30	0.32	0.38	ns
T_{BRDO_O}	Propagation delay from CLR to O	0.71	0.75	0.96	ns
Maximum Frequency					
$F_{MAX_BUFR}^{(1)}$	Regional clock tree (BUFR)	600.00	540.00	450.00	MHz

Notes:

- The maximum input frequency to the BUFR and BUFMR is the BUFIO F_{MAX} frequency.

Table 36: Horizontal Clock Buffer Switching Characteristics (BUFH)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
T_{BHCKO_O}	BUFH delay from I to O	0.10	0.11	0.13	ns
$T_{BHCKCK_CE}/T_{BHCKCK_CE}$	CE pin setup and hold	0.20/0.16	0.23/0.20	0.38/0.21	ns
Maximum Frequency					
F_{MAX_BUFH}	Horizontal clock buffer (BUFH)	741.00	710.00	625.00	MHz

Table 37: Duty Cycle Distortion and Clock Tree Skew

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
T _{DCD_CLK}	Global clock tree duty cycle distortion ⁽¹⁾	All	0.20	0.20	0.20	ns
T _{CKSKEW}	Global clock tree skew ⁽²⁾	XC7V585T	0.75	0.91	0.98	ns
		XC7V2000T	N/A	0.39	0.39	ns
		XC7VX330T	0.60	0.74	0.79	ns
		XC7VX415T	0.76	0.84	0.91	ns
		XC7VX485T	0.60	0.74	0.79	ns
		XC7VX550T	0.73	0.88	0.96	ns
		XC7VX690T	0.73	0.88	0.96	ns
		XC7VX980T	N/A	0.91	0.98	ns
		XC7VX1140T	N/A	0.39	0.39	ns
T _{DCD_BUFIO}	I/O clock tree duty cycle distortion	All	0.12	0.12	0.12	ns
T _{BUFIOSKEW}	I/O clock tree skew across one clock region	All	0.02	0.02	0.02	ns
T _{DCD_BUFR}	Regional clock tree duty cycle distortion	All	0.15	0.15	0.15	ns

Notes:

1. These parameters represent the worst-case duty cycle distortion observable at the I/O flip-flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
2. The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements in a single SLR. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer tools to evaluate clock skew specific to your application.

MMCM Switching Characteristics

Table 38: MMCM Specification

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
MMCM_F _{INMAX}	Maximum input clock frequency	1066.00	933.00	800.00	MHz
MMCM_F _{INMIN}	Minimum input clock frequency	10	10	10	MHz
MMCM_F _{INJITTER}	Maximum input clock period jitter	< 20% of clock input period or 1 ns Max			
MMCM_F _{INDUTY}	Allowable input duty cycle: 10—49 MHz	25	25	25	%
	Allowable input duty cycle: 50—199 MHz	30	30	30	%
	Allowable input duty cycle: 200—399 MHz	35	35	35	%
	Allowable input duty cycle: 400—499 MHz	40	40	40	%
	Allowable input duty cycle: >500 MHz	45	45	45	%
MMCM_F _{MIN_PSCLK}	Minimum dynamic phase shift clock frequency	0.01	0.01	0.01	MHz
MMCM_F _{MAX_PSCLK}	Maximum dynamic phase shift clock frequency	550.00	500.00	450.00	MHz
MMCM_F _{VCOMIN}	Minimum MMCM VCO frequency	600.00	600.00	600.00	MHz
MMCM_F _{VCOMAX}	Maximum MMCM VCO frequency	1600.00	1440.00	1200.00	MHz
MMCM_F _{BANDWIDTH}	Low MMCM bandwidth at typical ⁽¹⁾	1.00	1.00	1.00	MHz
	High MMCM bandwidth at typical ⁽¹⁾	4.00	4.00	4.00	MHz
MMCM_T _{STATPHAOFFSET}	Static phase offset of the MMCM outputs ⁽²⁾	0.12	0.12	0.12	ns
MMCM_T _{OUTJITTER}	MMCM output jitter	Note 3			
MMCM_T _{OUTDUTY}	MMCM output clock duty cycle precision ⁽⁴⁾	0.20	0.20	0.20	ns

Table 38: MMCM Specification (Cont'd)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
MMCM_T _{LOCKMAX}	MMCM maximum Lock Time	100	100	100	μs
MMCM_F _{OUTMAX}	MMCM maximum output frequency	1066.00	933.00	800.00	MHz
MMCM_F _{OUTMIN}	MMCM minimum output frequency ⁽⁵⁾⁽⁶⁾	4.69	4.69	4.69	MHz
MMCM_T _{EXTFDVAR}	External clock feedback variation	< 20% of clock input period or 1 ns Max			
MMCM_RST _{MINPULSE}	Minimum reset pulse width	5.00	5.00	5.00	ns
MMCM_F _{PFDMAX}	Maximum frequency at the phase frequency detector	550.00	500.00	450.00	MHz
MMCM_F _{PFDMIN}	Minimum frequency at the phase frequency detector	10.00	10.00	10.00	MHz
MMCM_T _{FBDELAY}	Maximum delay in the feedback path	3 ns Max or one CLKIN cycle			
MMCM Switching Characteristics Setup and Hold					
T _{MMCMDCK_PSEN} / T _{MMCMCKD_PSEN}	Setup and hold of phase-shift enable	1.04/0.00	1.04/0.00	1.04/0.00	ns
T _{MMCMDCK_PSINCDEC} / T _{MMCMCKD_PSINCDEC}	Setup and hold of phase-shift increment/decrement	1.04/0.00	1.04/0.00	1.04/0.00	ns
T _{MMCMCKO_PSDONE}	Phase shift clock-to-out of PSDONE	0.59	0.68	0.81	ns
Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK					
T _{MMCMDCK_DADDR} / T _{MMCMCKD_DADDR}	DADDR setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T _{MMCMDCK_DI} /T _{MMCMCKD_DI}	DI setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T _{MMCMDCK_DEN} /T _{MMCMCKD_DEN}	DEN setup/hold	1.76/0.00	1.97/0.00	2.29/0.00	ns, Min
T _{MMCMDCK_DWE} /T _{MMCMCKD_DWE}	DWE setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T _{MMCMCKO_DRDY}	CLK to out of DRDY	0.65	0.72	0.99	ns, Max
F _{DCK}	DCLK frequency	200.00	200.00	200.00	MHz, Max

Notes:

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any MMCM outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.
See http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm.
4. Includes global clock buffer.
5. Calculated as $F_{VCO}/128$ assuming output duty cycle is 50%.
6. When CLKOUT4_CASCADE = TRUE, MMCM_F_{OUTMIN} is 0.036 MHz.

Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

Table 45: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD_DELAY on HR I/O Banks (only)

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. ⁽¹⁾						
T _{PSFD} / T _{PHFD}	Full delay (legacy delay or default delay) Global clock input and IFF ⁽²⁾ without MMCM/PLL with ZHOLD_DELAY on HR I/O banks	XC7V585T	3.12/-0.37	3.19/-0.37	3.42/-0.37	ns
		XC7V2000T	N/A	N/A	N/A	ns
		XC7VX330T	2.90/-0.31	2.96/-0.31	3.16/-0.31	ns
		XC7VX415T	N/A	N/A	N/A	ns
		XC7VX485T	N/A	N/A	N/A	ns
		XC7VX550T	N/A	N/A	N/A	ns
		XC7VX690T	N/A	N/A	N/A	ns
		XC7VX980T	N/A	N/A	N/A	ns
		XC7VX1140T	N/A	N/A	N/A	ns

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch

Table 46: Clock-Capable Clock Input Setup and Hold With MMCM

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. ⁽¹⁾⁽²⁾						
T _{PSMMCMCC} / T _{PHMMCMCC}	No delay clock-capable clock input and IFF ⁽³⁾ with MMCM	XC7V585T	2.71/-0.10	3.00/-0.10	3.33/-0.10	ns
		XC7V2000T	N/A	2.60/-0.24	2.87/-0.24	ns
		XC7VX330T	2.58/-0.15	2.87/-0.15	3.18/-0.15	ns
		XC7VX415T	2.73/0.01	3.03/0.01	3.36/0.01	ns
		XC7VX485T	2.58/-0.15	2.87/-0.15	3.18/-0.15	ns
		XC7VX550T	2.72/-0.09	3.01/-0.09	3.34/-0.09	ns
		XC7VX690T	2.72/0.01	3.01/0.01	3.34/0.01	ns
		XC7VX980T	N/A	3.01/-0.10	3.36/-0.10	ns
		XC7VX1140T	N/A	2.61/-0.24	2.88/-0.24	ns

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
3. IFF = Input Flip-Flop or Latch
4. Use IBIS to determine any duty-cycle distortion incurred using various standards.

GTH Transceiver Specifications

GTH Transceiver DC Input and Output Levels

Table 66 summarizes the DC specifications of the GTH transceivers in Virtex-7 T and XT FPGAs. Consult the *7 Series FPGAs GTX/GTH Transceiver User Guide (UG476)* for further details.

Table 66: GTH Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV _{PPIN}	Differential peak-to-peak input voltage (external AC coupled)	>10.3125 Gb/s	150	–	1250	mV
		6.6 Gb/s to 10.3125 Gb/s	150	–	1250	mV
		≤ 6.6 Gb/s	150	–	2000	mV
V _{IN}	Absolute input voltage	DC coupled V _{MGTAVTT} = 1.2V	–400	–	V _{MGTAVTT}	mV
V _{CMIN}	Common mode input voltage	DC coupled V _{MGTAVTT} = 1.2V	–	2/3 V _{MGTAVTT}	–	mV
DV _{PPOUT}	Differential peak-to-peak output voltage ⁽¹⁾	Transmitter output swing is set to 1010	–	–	800	mV
V _{CMOUTDC}	Common mode output voltage: DC coupled	Equation based	$V_{MGTAVTT} - DV_{PPOUT}/4$			mV
V _{CMOUTAC}	Common mode output voltage: AC coupled	Equation based	$V_{MGTAVTT} - DV_{PPOUT}/2$			mV
R _{IN}	Differential input resistance		–	100	–	Ω
R _{OUT}	Differential output resistance		–	100	–	Ω
T _{OSKEW}	Transmitter output pair (TXP and TXN) intra-pair skew		–	–	10	ps
C _{EXT}	Recommended external AC coupling capacitor ⁽²⁾		–	100	–	nF

Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in the *7 Series FPGAs GTX/GTH Transceiver User Guide (UG476)*, and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 4: Single-Ended Peak-to-Peak Voltage




Figure 5: Differential Peak-to-Peak Voltage

Table 70: GTH Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
F_{GCLK}	Reference clock frequency range		60	–	820	MHz
T_{RCLK}	Reference clock rise time	20% – 80%	–	200	–	ps
T_{FCLK}	Reference clock fall time	80% – 20%	–	200	–	ps
T_{DCREF}	Reference clock duty cycle	Transceiver PLL only	40	50	60	%




Figure 6: Reference Clock Timing Parameters

Table 71: GTH Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T_{LOCK}	Initial PLL lock		–	–	1	ms
T_{DLOCK}	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	–	50,000	37×10^6	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.		–	50,000	2.3×10^6	UI

Table 78: CEI-6G and CEI-11G Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Interface	Min	Max	Units
CEI-6G Transmitter Jitter Generation					
Total transmitter jitter ⁽¹⁾	4976–6375	CEI-6G-SR	–	0.3	UI
		CEI-6G-LR	–	0.3	UI
CEI-6G Receiver High Frequency Jitter Tolerance					
Total receiver jitter tolerance ⁽¹⁾	4976–6375	CEI-6G-SR	0.6	–	UI
		CEI-6G-LR	0.95	–	UI
CEI-11G Transmitter Jitter Generation					
Total transmitter jitter ⁽²⁾	9950–11100	CEI-11G-SR	–	0.3	UI
		CEI-11G-LR/MR	–	0.3	UI
CEI-11G Receiver High Frequency Jitter Tolerance					
Total receiver jitter tolerance ⁽²⁾	9950–11100	CEI-11G-SR	0.65	–	UI
		CEI-11G-MR	0.65	–	UI
		CEI-11G-LR	0.825	–	UI

Notes:

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 79: SFP+ Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
SFP+ Transmitter Jitter Generation				
Total transmitter jitter	9830.40 ⁽¹⁾	–	0.28	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			
SFP+ Receiver Frequency Jitter Tolerance				
Total receiver jitter tolerance	9830.40 ⁽¹⁾	0.7	–	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			

Notes:

1. Line rated used for CPRI over SFP+ applications.

Table 80: CPRI Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
CPRI Transmitter Jitter Generation				
Total transmitter jitter	614.4	–	0.35	UI
	1228.8	–	0.35	UI
	2457.6	–	0.35	UI
	3072.0	–	0.35	UI
	4915.2	–	0.3	UI
	6144.0	–	0.3	UI
	9830.4	–	Note 1	UI
CPRI Receiver Frequency Jitter Tolerance				
Total receiver jitter tolerance	614.4	0.65	–	UI
	1228.8	0.65	–	UI
	2457.6	0.65	–	UI
	3072.0	0.65	–	UI
	4915.2	0.95	–	UI
	6144.0	0.95	–	UI
	9830.4	Note 1	–	UI

Notes:

1. Tested per SFP+ specification, see Table 79.

Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 81: Maximum Performance for PCI Express Designs

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
F _{PIPECLK}	Pipe clock maximum frequency	250.00	250.00	250.00	MHz
F _{USERCLK}	User clock maximum frequency	500.00	500.00	250.00	MHz
F _{USERCLK2}	User clock 2 maximum frequency	250.00	250.00	250.00	MHz
F _{DRPCLK}	DRP clock maximum frequency	250.00	250.00	250.00	MHz

XADC Specifications

Table 82: XADC Specifications

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
$V_{CCADC} = 1.8V \pm 5\%$, $V_{REFP} = 1.25V$, $V_{REFN} = 0V$, $ADCCLK = 26\text{ MHz}$, $T_j = -40^\circ\text{C}$ to 100°C , Typical values at $T_j = +40^\circ\text{C}$						
ADC Accuracy⁽¹⁾						
Resolution			12	–	–	Bits
Integral Nonlinearity ⁽²⁾	INL		–	–	± 3	LSBs
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	± 1	LSBs
Offset Error		Offset calibration enabled	–	–	± 6	LSBs
Gain Error		Gain calibration disabled	–	–	± 0.5	%
Offset Matching		Offset calibration enabled	–	–	4	LSBs
Gain Matching		Gain calibration disabled	–	–	0.3	%
Sample Rate			0.1	–	1	MS/s
Signal to Noise Ratio ⁽²⁾	SNR	$F_{SAMPLE} = 500\text{KS/s}$, $F_{IN} = 20\text{KHz}$	60	–	–	dB
RMS Code Noise		External 1.25V reference	–	–	2	LSBs
		On-chip reference	–	3	–	LSBs
Total Harmonic Distortion ⁽²⁾	THD	$F_{SAMPLE} = 500\text{KS/s}$, $F_{IN} = 20\text{KHz}$	–	70	–	dB
ADC Accuracy at Extended Temperatures (-55°C to 125°C)						
Resolution			10	–	–	Bits
Integral Nonlinearity ⁽²⁾	INL		–	–	± 1	LSB (at 10 bits)
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	± 1	
Analog Inputs⁽³⁾						
ADC Input Ranges		Unipolar operation	0	–	1	V
		Bipolar operation	-0.5	–	+0.5	V
		Unipolar common mode range (FS input)	0	–	+0.5	V
		Bipolar common mode range (FS input)	+0.5	–	+0.6	V
Maximum External Channel Input Ranges		Adjacent channels set within these ranges should not corrupt measurements on adjacent channels	-0.1	–	V_{CCADC}	V
Auxiliary Channel Full Resolution Bandwidth	FRBW		250	–	–	KHz
On-Chip Sensors						
Temperature Sensor Error		$T_j = -40^\circ\text{C}$ to 100°C .	–	–	± 4	$^\circ\text{C}$
		$T_j = -55^\circ\text{C}$ to $+125^\circ\text{C}$	–	–	± 6	$^\circ\text{C}$
Supply Sensor Error		Measurement range of $V_{CCAUX} 1.8V \pm 5\%$ $T_j = -40^\circ\text{C}$ to $+100^\circ\text{C}$	–	–	± 1	%
		Measurement range of $V_{CCAUX} 1.8V \pm 5\%$ $T_j = -55^\circ\text{C}$ to $+125^\circ\text{C}$	–	–	± 2	%
Conversion Rate⁽⁴⁾						
Conversion Time - Continuous	t_{CONV}	Number of $ADCCLK$ cycles	26	–	32	cycle
Conversion Time - Event	t_{CONV}	Number of CLK cycles	–	–	21	cycle
DRP Clock Frequency	DCLK	DRP clock frequency	8	–	250	MHz
ADC Clock Frequency	ADCCLK	Derived from DCLK	1	–	26	MHz
DCLK Duty Cycle			40	–	60	%

Date	Version	Description
03/27/2013	1.13	In Table 7 , added values for the XC7VX330T and XC7VX415T devices. Revised Table 15 and Table 16 to include production release of the XC7VX330T and XC7VX415T. In Table 18 , updated the table title, LPDDR2 values, and removed Note 3. Removed Note 2: <i>For QPLL line rate, the maximum line rate with the divider N set to 66 is 10.3125 Gb/s</i> from Table 68 .
04/17/2013	1.14	Updated the AC Switching Characteristics section with production release changes to Table 15 and Table 16 for XC7VX550T for all speed specifications. In Table 1 , revised V_{IN} (I/O input voltage) to match values in Table 4 and Table 5 , and combined Note 4 with old Note 5 and then added new Note 5 . Revised V_{IN} description and added Note 8 in Table 2 . Updated first 3 rows in Table 4 and Table 5 . Updated values and added new values to Table 7 . Also revised PCI33_3 voltage minimum in Table 10 to match values in Table 1 , Table 4 , and Table 5 . Added Note 1 to Table 12 and Table 13 . Throughout the data sheet (Table 29 , Table 30 , and Table 45) removed the obvious note "A Zero "0" Hold Time listing indicates no hold time or a negative hold time." Updated and clarified USRCLK data in Table 57 and Table 72 .

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.