



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                             |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                      |
| Number of LABs/CLBs            | 32200                                                                                                                                       |
| Number of Logic Elements/Cells | 412160                                                                                                                                      |
| Total RAM Bits                 | 32440320                                                                                                                                    |
| Number of I/O                  | 600                                                                                                                                         |
| Number of Gates                | -                                                                                                                                           |
| Voltage - Supply               | 0.97V ~ 1.03V                                                                                                                               |
| Mounting Type                  | Surface Mount                                                                                                                               |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                          |
| Package / Case                 | 1156-BBGA, FCBGA                                                                                                                            |
| Supplier Device Package        | 1157-FCBGA (35x35)                                                                                                                          |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc7vx415t-2ff1157i">https://www.e-xfl.com/product-detail/xilinx/xc7vx415t-2ff1157i</a> |

Table 6: Typical Quiescent Supply Current (Cont'd)

| Symbol                 | Description                                    | Device     | Speed Grade |            |     | Units |
|------------------------|------------------------------------------------|------------|-------------|------------|-----|-------|
|                        |                                                |            | -3          | -2/-2L/-2G | -1  |       |
| I <sub>CCAUXQ</sub>    | Quiescent V <sub>CCAUX</sub> supply current    | XC7V585T   | 114         | 114        | 114 | mA    |
|                        |                                                | XC7V2000T  | N/A         | 315        | 315 | mA    |
|                        |                                                | XC7VX330T  | 73          | 73         | 73  | mA    |
|                        |                                                | XC7VX415T  | 88          | 88         | 88  | mA    |
|                        |                                                | XC7VX485T  | 104         | 104        | 104 | mA    |
|                        |                                                | XC7VX550T  | 147         | 147        | 147 | mA    |
|                        |                                                | XC7VX690T  | 147         | 147        | 147 | mA    |
|                        |                                                | XC7VX980T  | N/A         | 183        | 183 | mA    |
|                        |                                                | XC7VX1140T | N/A         | 250        | 250 | mA    |
| I <sub>CCAUX_IOQ</sub> | Quiescent V <sub>CCAUX_IO</sub> supply current | XC7V585T   | 2           | 2          | 2   | mA    |
|                        |                                                | XC7V2000T  | N/A         | 2          | 2   | mA    |
|                        |                                                | XC7VX330T  | 2           | 2          | 2   | mA    |
|                        |                                                | XC7VX415T  | 2           | 2          | 2   | mA    |
|                        |                                                | XC7VX485T  | 2           | 2          | 2   | mA    |
|                        |                                                | XC7VX550T  | 2           | 2          | 2   | mA    |
|                        |                                                | XC7VX690T  | 2           | 2          | 2   | mA    |
|                        |                                                | XC7VX980T  | N/A         | 2          | 2   | mA    |
|                        |                                                | XC7VX1140T | N/A         | 2          | 2   | mA    |
| I <sub>CCBRAMQ</sub>   | Quiescent V <sub>CCBRAM</sub> supply current   | XC7V585T   | 34          | 34         | 34  | mA    |
|                        |                                                | XC7V2000T  | N/A         | 56         | 56  | mA    |
|                        |                                                | XC7VX330T  | 32          | 32         | 32  | mA    |
|                        |                                                | XC7VX415T  | 38          | 38         | 38  | mA    |
|                        |                                                | XC7VX485T  | 44          | 44         | 44  | mA    |
|                        |                                                | XC7VX550T  | 63          | 63         | 63  | mA    |
|                        |                                                | XC7VX690T  | 63          | 63         | 63  | mA    |
|                        |                                                | XC7VX980T  | N/A         | 65         | 65  | mA    |
|                        |                                                | XC7VX1140T | N/A         | 81         | 81  | mA    |

**Notes:**

1. Typical values are specified at nominal voltage, 85°C junction temperatures (T<sub>j</sub>) with single-ended SelectIO resources.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified.

## Power-On/Off Power Supply Sequencing

The recommended power-on sequence is  $V_{CCINT}$ ,  $V_{CCBRAM}$ ,  $V_{CCAUX}$ ,  $V_{CCAUX\_IO}$ , and  $V_{CCO}$  to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If  $V_{CCINT}$  and  $V_{CCBRAM}$  have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If  $V_{CCAUX}$ ,  $V_{CCAUX\_IO}$ , and  $V_{CCO}$  have the same recommended voltage levels then they can be powered by the same supply and ramped simultaneously.

For  $V_{CCO}$  voltages of 3.3V in HR I/O banks and configuration bank 0:

- The voltage difference between  $V_{CCO}$  and  $V_{CCAUX}$  must not exceed 2.625V for longer than  $T_{VCCO2VCCAUX}$  for each power-on/off cycle to maintain device reliability levels.
- The  $T_{VCCO2VCCAUX}$  time can be allocated in any percentage between the power-on and power-off ramps.

The recommended power-on sequence to achieve minimum current draw for the GTX/GTH transceivers is  $V_{CCINT}$ ,  $V_{MGTAVCC}$ ,  $V_{MGTAVTT}$  OR  $V_{MGTAVCC}$ ,  $V_{CCINT}$ ,  $V_{MGTAVTT}$ . There is no recommended sequencing for  $V_{MGTVCCAUX}$ . Both  $V_{MGTAVCC}$  and  $V_{CCINT}$  can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from  $V_{MGTAVTT}$  can be higher than specifications during power-up and power-down.

- When  $V_{MGTAVTT}$  is powered before  $V_{MGTAVCC}$  and  $V_{MGTAVTT} - V_{MGTAVCC} > 150$  mV and  $V_{MGTAVCC} < 0.7$ V, the  $V_{MGTAVTT}$  current draw can increase by 460 mA per transceiver during  $V_{MGTAVCC}$  ramp up. The duration of the current draw can be up to  $0.3 \times T_{MGTAVCC}$  (ramp time from GND to 90% of  $V_{MGTAVCC}$ ). The reverse is true for power-down.
- When  $V_{MGTAVTT}$  is powered before  $V_{CCINT}$  and  $V_{MGTAVTT} - V_{CCINT} > 150$  mV and  $V_{CCINT} < 0.7$ V, the  $V_{MGTAVTT}$  current draw can increase by 50 mA per transceiver during  $V_{CCINT}$  ramp up. The duration of the current draw can be up to  $0.3 \times T_{VCCINT}$  (ramp time from GND to 90% of  $V_{CCINT}$ ). The reverse is true for power-down.

Table 10: Differential SelectIO DC Input and Output Levels

| I/O Standard | $V_{ICM}^{(1)}$ |        |             | $V_{ID}^{(2)}$ |        |        | $V_{OCM}^{(3)}$ |                 |                 | $V_{OD}^{(4)}$ |        |        |
|--------------|-----------------|--------|-------------|----------------|--------|--------|-----------------|-----------------|-----------------|----------------|--------|--------|
|              | V, Min          | V, Typ | V, Max      | V, Min         | V, Typ | V, Max | V, Min          | V, Typ          | V, Max          | V, Min         | V, Typ | V, Max |
| BLVDS_25     | 0.300           | 1.200  | 1.425       | 0.100          | —      | —      | —               | 1.250           | —               | Note 5         |        |        |
| MINI_LVDS_25 | 0.300           | 1.200  | $V_{CCAUX}$ | 0.200          | 0.400  | 0.600  | 1.000           | 1.200           | 1.400           | 0.300          | 0.450  | 0.600  |
| PPDS_25      | 0.200           | 0.900  | $V_{CCAUX}$ | 0.100          | 0.250  | 0.400  | 0.500           | 0.950           | 1.400           | 0.100          | 0.250  | 0.400  |
| RSDS_25      | 0.300           | 0.900  | 1.500       | 0.100          | 0.350  | 0.600  | 1.000           | 1.200           | 1.400           | 0.100          | 0.350  | 0.600  |
| TMDS_33      | 2.700           | 2.965  | 3.230       | 0.150          | 0.675  | 1.200  | $V_{CCO}-0.405$ | $V_{CCO}-0.300$ | $V_{CCO}-0.190$ | 0.400          | 0.600  | 0.800  |

**Notes:**

1.  $V_{ICM}$  is the input common mode voltage.
2.  $V_{ID}$  is the input differential voltage ( $Q - \bar{Q}$ ).
3.  $V_{OCM}$  is the output common mode voltage.
4.  $V_{OD}$  is the output differential voltage ( $Q - \bar{Q}$ ).
5.  $V_{OD}$  for BLVDS will vary significantly depending on topology and loading.
6. LVDS\_25 is specified in Table 12.
7. LVDS is specified in Table 13.

Table 11: Complementary Differential SelectIO DC Input and Output Levels

| I/O Standard    | $V_{ICM}^{(1)}$ |        |        | $V_{ID}^{(2)}$ |        | $V_{OL}^{(3)}$        | $V_{OH}^{(4)}$        | $I_{OL}$ | $I_{OH}$ |
|-----------------|-----------------|--------|--------|----------------|--------|-----------------------|-----------------------|----------|----------|
|                 | V, Min          | V, Typ | V, Max | V, Min         | V, Max | V, Max                | V, Min                | mA, Max  | mA, Min  |
| DIFF_HSTL_I     | 0.300           | 0.750  | 1.125  | 0.100          | —      | 0.400                 | $V_{CCO}-0.400$       | 8.00     | –8.00    |
| DIFF_HSTL_I_18  | 0.300           | 0.900  | 1.425  | 0.100          | —      | 0.400                 | $V_{CCO}-0.400$       | 8.00     | –8.00    |
| DIFF_HSTL_II    | 0.300           | 0.750  | 1.125  | 0.100          | —      | 0.400                 | $V_{CCO}-0.400$       | 16.00    | –16.00   |
| DIFF_HSTL_II_18 | 0.300           | 0.900  | 1.425  | 0.100          | —      | 0.400                 | $V_{CCO}-0.400$       | 16.00    | –16.00   |
| DIFF_HSUL_12    | 0.300           | 0.600  | 0.850  | 0.100          | —      | 20% $V_{CCO}$         | 80% $V_{CCO}$         | 0.100    | –0.100   |
| DIFF_MOBILE_DDR | 0.300           | 0.900  | 1.425  | 0.100          | —      | 10% $V_{CCO}$         | 90% $V_{CCO}$         | 0.100    | –0.100   |
| DIFF_SSTL12     | 0.300           | 0.600  | 0.850  | 0.100          | —      | $(V_{CCO}/2) - 0.150$ | $(V_{CCO}/2) + 0.150$ | 14.25    | –14.25   |
| DIFF_SSTL135    | 0.300           | 0.675  | 1.000  | 0.100          | —      | $(V_{CCO}/2) - 0.150$ | $(V_{CCO}/2) + 0.150$ | 13.0     | –13.0    |
| DIFF_SSTL135_R  | 0.300           | 0.675  | 1.000  | 0.100          | —      | $(V_{CCO}/2) - 0.150$ | $(V_{CCO}/2) + 0.150$ | 8.9      | –8.9     |
| DIFF_SSTL15     | 0.300           | 0.750  | 1.125  | 0.100          | —      | $(V_{CCO}/2) - 0.175$ | $(V_{CCO}/2) + 0.175$ | 13.0     | –13.0    |
| DIFF_SSTL15_R   | 0.300           | 0.750  | 1.125  | 0.100          | —      | $(V_{CCO}/2) - 0.175$ | $(V_{CCO}/2) + 0.175$ | 8.9      | –8.9     |
| DIFF_SSTL18_I   | 0.300           | 0.900  | 1.425  | 0.100          | —      | $(V_{CCO}/2) - 0.470$ | $(V_{CCO}/2) + 0.470$ | 8.00     | –8.00    |
| DIFF_SSTL18_II  | 0.300           | 0.900  | 1.425  | 0.100          | —      | $(V_{CCO}/2) - 0.600$ | $(V_{CCO}/2) + 0.600$ | 13.4     | –13.4    |

**Notes:**

1.  $V_{ICM}$  is the input common mode voltage.
2.  $V_{ID}$  is the input differential voltage ( $Q - \bar{Q}$ ).
3.  $V_{OL}$  is the single-ended low-output voltage.
4.  $V_{OH}$  is the single-ended high-output voltage.

## AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the ISE® Design Suite 14.5 and Vivado® Design Suite 2013.1 as outlined in [Table 14](#).

Table 14: Virtex-7 T and XT FPGA Speed Specification Version By Device/Speed Grade

| Version In: |               | Typical V <sub>CCINT</sub> | Device                                                |
|-------------|---------------|----------------------------|-------------------------------------------------------|
| ISE 14.5    | Vivado 2013.1 | (Table 2)                  |                                                       |
| 1.09        | 1.09          | 1.0V                       | XC7V585T, XC7VX485T                                   |
| N/A         | 1.08          | 1.0V                       | XC7V2000T                                             |
| 1.08        | 1.08          | 1.0V                       | XC7VX330T, XC7VX415T, XC7VX550T, XC7VX690T, XC7VX980T |
| N/A         | 1.08          | 1.0V                       | XC7VX1140T                                            |

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

## Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-7 T and XT FPGAs.

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. Table 15 correlates the current status of each Virtex-7 T and XT device on a per speed grade basis.

Table 15: Virtex-7 T and XT Device Speed Grade Designations

| Device     | Speed Grade Designations |             |                 |
|------------|--------------------------|-------------|-----------------|
|            | Advance                  | Preliminary | Production      |
| XC7V585T   |                          |             | -3, -2, -2L, -1 |
| XC7V2000T  | -2L, -2G                 |             | -2, -1          |
| XC7VX330T  |                          |             | -3, -2, -2L, -1 |
| XC7VX415T  |                          |             | -3, -2, -2L, -1 |
| XC7VX485T  |                          |             | -3, -2, -2L, -1 |
| XC7VX550T  |                          |             | -3, -2, -2L, -1 |
| XC7VX690T  |                          |             | -3, -2, -2L, -1 |
| XC7VX980T  | -2, -2L, -1              |             |                 |
| XC7VX1140T | -2, -2L, -2G, -1         |             |                 |

## Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 16 lists the production released Virtex-7 T and XT device, speed grade, and the minimum corresponding supported speed specification version and software revisions. The software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 16: Virtex-7 T and XT Device Production Software and Speed Specification Release

| Device     | Speed Grade Designations              |     |                                       |     |                     |
|------------|---------------------------------------|-----|---------------------------------------|-----|---------------------|
|            | -3                                    | -2G | -2                                    | -2L | -1                  |
| XC7V585T   | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 | N/A | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 |     |                     |
| XC7V2000T  | N/A                                   |     | Vivado 2012.4 v1.07                   |     | Vivado 2012.4 v1.07 |
| XC7VX330T  | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | N/A | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 |     |                     |
| XC7VX415T  |                                       | N/A |                                       |     |                     |
| XC7VX485T  | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 | N/A | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 |     |                     |
| XC7VX550T  | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | N/A | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 |     |                     |
| XC7VX690T  | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | N/A | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 |     |                     |
| XC7VX980T  | N/A                                   | N/A |                                       |     |                     |
| XC7VX1140T | N/A                                   |     |                                       |     |                     |

### Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standard            | T <sub>IOPI</sub> |            |      | T <sub>IOOP</sub> |            |      | T <sub>IOTP</sub> |            |      | Units |
|-------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|
|                         | Speed Grade       |            |      | Speed Grade       |            |      | Speed Grade       |            |      |       |
|                         | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   |       |
| DIFF_HSTL_I_18_F        | 0.75              | 0.79       | 0.92 | 1.04              | 1.16       | 1.24 | 1.68              | 1.91       | 2.06 | ns    |
| DIFF_HSTL_II_18_F       | 0.75              | 0.79       | 0.92 | 0.98              | 1.09       | 1.16 | 1.62              | 1.85       | 1.98 | ns    |
| DIFF_HSTL_I_DCI_18_F    | 0.75              | 0.79       | 0.92 | 1.04              | 1.16       | 1.24 | 1.67              | 1.91       | 2.06 | ns    |
| DIFF_HSTL_II_DCI_18_F   | 0.75              | 0.79       | 0.92 | 0.98              | 1.09       | 1.16 | 1.61              | 1.85       | 1.98 | ns    |
| DIFF_HSTL_II_T_DCI_18_F | 0.75              | 0.79       | 0.92 | 1.04              | 1.16       | 1.24 | 1.67              | 1.91       | 2.06 | ns    |
| LVC MOS18_S2            | 0.47              | 0.50       | 0.60 | 3.95              | 4.28       | 4.85 | 4.59              | 5.04       | 5.67 | ns    |
| LVC MOS18_S4            | 0.47              | 0.50       | 0.60 | 2.67              | 2.98       | 3.43 | 3.31              | 3.73       | 4.26 | ns    |
| LVC MOS18_S6            | 0.47              | 0.50       | 0.60 | 2.14              | 2.38       | 2.72 | 2.77              | 3.14       | 3.54 | ns    |
| LVC MOS18_S8            | 0.47              | 0.50       | 0.60 | 1.98              | 2.21       | 2.52 | 2.61              | 2.97       | 3.35 | ns    |
| LVC MOS18_S12           | 0.47              | 0.50       | 0.60 | 1.70              | 1.91       | 2.17 | 2.34              | 2.67       | 2.99 | ns    |
| LVC MOS18_S16           | 0.47              | 0.50       | 0.60 | 1.57              | 1.75       | 1.97 | 2.20              | 2.51       | 2.79 | ns    |
| LVC MOS18_F2            | 0.47              | 0.50       | 0.60 | 3.50              | 3.87       | 4.48 | 4.14              | 4.63       | 5.30 | ns    |
| LVC MOS18_F4            | 0.47              | 0.50       | 0.60 | 2.23              | 2.50       | 2.87 | 2.87              | 3.25       | 3.69 | ns    |
| LVC MOS18_F6            | 0.47              | 0.50       | 0.60 | 1.80              | 2.00       | 2.26 | 2.43              | 2.76       | 3.08 | ns    |
| LVC MOS18_F8            | 0.47              | 0.50       | 0.60 | 1.46              | 1.72       | 2.04 | 2.10              | 2.47       | 2.86 | ns    |
| LVC MOS18_F12           | 0.47              | 0.50       | 0.60 | 1.26              | 1.40       | 1.53 | 1.89              | 2.16       | 2.35 | ns    |
| LVC MOS18_F16           | 0.47              | 0.50       | 0.60 | 1.19              | 1.33       | 1.44 | 1.83              | 2.08       | 2.26 | ns    |
| LVC MOS15_S2            | 0.59              | 0.62       | 0.73 | 3.55              | 3.89       | 4.45 | 4.19              | 4.65       | 5.27 | ns    |
| LVC MOS15_S4            | 0.59              | 0.62       | 0.73 | 2.45              | 2.70       | 3.06 | 3.08              | 3.45       | 3.89 | ns    |
| LVC MOS15_S6            | 0.59              | 0.62       | 0.73 | 2.24              | 2.51       | 2.88 | 2.88              | 3.26       | 3.71 | ns    |
| LVC MOS15_S8            | 0.59              | 0.62       | 0.73 | 1.91              | 2.16       | 2.49 | 2.55              | 2.91       | 3.31 | ns    |
| LVC MOS15_S12           | 0.59              | 0.62       | 0.73 | 1.77              | 1.98       | 2.23 | 2.41              | 2.73       | 3.05 | ns    |
| LVC MOS15_S16           | 0.59              | 0.62       | 0.73 | 1.62              | 1.81       | 2.02 | 2.26              | 2.56       | 2.84 | ns    |
| LVC MOS15_F2            | 0.59              | 0.62       | 0.73 | 3.38              | 3.69       | 4.18 | 4.02              | 4.44       | 5.00 | ns    |
| LVC MOS15_F4            | 0.59              | 0.62       | 0.73 | 2.04              | 2.21       | 2.44 | 2.68              | 2.97       | 3.26 | ns    |
| LVC MOS15_F6            | 0.59              | 0.62       | 0.73 | 1.47              | 1.74       | 2.09 | 2.10              | 2.50       | 2.91 | ns    |
| LVC MOS15_F8            | 0.59              | 0.62       | 0.73 | 1.31              | 1.46       | 1.61 | 1.95              | 2.22       | 2.43 | ns    |
| LVC MOS15_F12           | 0.59              | 0.62       | 0.73 | 1.21              | 1.34       | 1.45 | 1.84              | 2.10       | 2.27 | ns    |
| LVC MOS15_F16           | 0.59              | 0.62       | 0.73 | 1.18              | 1.31       | 1.41 | 1.82              | 2.07       | 2.23 | ns    |
| LVC MOS12_S2            | 0.64              | 0.67       | 0.78 | 3.38              | 3.80       | 4.48 | 4.02              | 4.55       | 5.30 | ns    |
| LVC MOS12_S4            | 0.64              | 0.67       | 0.78 | 2.62              | 2.94       | 3.43 | 3.26              | 3.70       | 4.25 | ns    |
| LVC MOS12_S6            | 0.64              | 0.67       | 0.78 | 2.05              | 2.33       | 2.72 | 2.69              | 3.08       | 3.54 | ns    |
| LVC MOS12_S8            | 0.64              | 0.67       | 0.78 | 1.94              | 2.18       | 2.51 | 2.58              | 2.94       | 3.33 | ns    |
| LVC MOS12_F2            | 0.64              | 0.67       | 0.78 | 2.84              | 3.15       | 3.62 | 3.48              | 3.90       | 4.44 | ns    |
| LVC MOS12_F4            | 0.64              | 0.67       | 0.78 | 1.97              | 2.18       | 2.44 | 2.61              | 2.93       | 3.26 | ns    |
| LVC MOS12_F6            | 0.64              | 0.67       | 0.78 | 1.33              | 1.51       | 1.70 | 1.96              | 2.26       | 2.52 | ns    |
| LVC MOS12_F8            | 0.64              | 0.67       | 0.78 | 1.27              | 1.42       | 1.55 | 1.91              | 2.18       | 2.37 | ns    |
| LVDCI_18                | 0.47              | 0.50       | 0.60 | 1.99              | 2.15       | 2.35 | 2.62              | 2.91       | 3.17 | ns    |

## Output Serializer/Deserializer Switching Characteristics

Table 25: OSERDES Switching Characteristics

| Symbol                                                      | Description                                   | Speed Grade |            |            | Units |
|-------------------------------------------------------------|-----------------------------------------------|-------------|------------|------------|-------|
|                                                             |                                               | -3          | -2/-2L/-2G | -1         |       |
| Setup/Hold                                                  |                                               |             |            |            |       |
| T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>                  | D input setup/hold with respect to CLKDIV     | 0.37/0.02   | 0.40/0.02  | 0.55/0.02  | ns    |
| T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>   | T input setup/hold with respect to CLK        | 0.49/−0.15  | 0.56/−0.15 | 0.68/−0.15 | ns    |
| T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup> | T input setup/hold with respect to CLKDIV     | 0.27/−0.15  | 0.30/−0.15 | 0.34/−0.15 | ns    |
| T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>              | OCE input setup/hold with respect to CLK      | 0.28/0.03   | 0.29/0.03  | 0.45/0.03  | ns    |
| T <sub>OSCCK_S</sub>                                        | SR (Reset) input setup with respect to CLKDIV | 0.41        | 0.46       | 0.75       | ns    |
| T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>              | TCE input setup/hold with respect to CLK      | 0.28/0.01   | 0.30/0.01  | 0.45/0.01  | ns    |
| Sequential Delays                                           |                                               |             |            |            |       |
| T <sub>OSCKO_OQ</sub>                                       | Clock to out from CLK to OQ                   | 0.35        | 0.37       | 0.42       | ns    |
| T <sub>OSCKO_TQ</sub>                                       | Clock to out from CLK to TQ                   | 0.41        | 0.43       | 0.49       | ns    |
| Combinatorial                                               |                                               |             |            |            |       |
| T <sub>OSDO_TTQ</sub>                                       | T input to TQ Out                             | 0.73        | 0.81       | 0.97       | ns    |

### Notes:

- $T_{OSDCK\_T2}$  and  $T_{OSCKD\_T2}$  are reported as  $T_{OSDCK\_T}/T_{OSCKD\_T}$  in the timing report.

**CLB Distributed RAM Switching Characteristics (SLICEM Only)***Table 29: CLB Distributed RAM Switching Characteristics*

| Symbol                                         | Description                                                | Speed Grade |            |           | Units   |
|------------------------------------------------|------------------------------------------------------------|-------------|------------|-----------|---------|
|                                                |                                                            | -3          | -2/-2L/-2G | -1        |         |
| Sequential Delays                              |                                                            |             |            |           |         |
| T <sub>SHCKO</sub> <sup>(1)</sup>              | Clock to A – B outputs                                     | 0.68        | 0.70       | 0.85      | ns, Max |
| T <sub>SHCKO_1</sub>                           | Clock to AMUX – BMUX outputs                               | 0.91        | 0.95       | 1.15      | ns, Max |
| Setup and Hold Times Before/After Clock CLK    |                                                            |             |            |           |         |
| T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>     | A – D inputs to CLK                                        | 0.45/0.23   | 0.45/0.24  | 0.54/0.27 | ns, Min |
| T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>     | Address An inputs to clock                                 | 0.13/0.50   | 0.14/0.50  | 0.17/0.58 | ns, Min |
|                                                | Address An inputs through MUXs and/or carry logic to clock | 0.40/0.16   | 0.42/0.17  | 0.52/0.23 | ns, Min |
| T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>     | WE input to clock                                          | 0.29/0.09   | 0.30/0.09  | 0.36/0.09 | ns, Min |
| T <sub>CECK_LRAM</sub> /T <sub>CKCE_LRAM</sub> | CE input to CLK                                            | 0.29/0.09   | 0.30/0.09  | 0.37/0.09 | ns, Min |
| Clock CLK                                      |                                                            |             |            |           |         |
| T <sub>MPW</sub>                               | Minimum pulse width                                        | 0.68        | 0.77       | 0.91      | ns, Min |
| T <sub>MCP</sub>                               | Minimum clock period                                       | 1.35        | 1.54       | 1.82      | ns, Min |

**Notes:**

1.  $T_{SHCKO}$  also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

**CLB Shift Register Switching Characteristics (SLICEM Only)***Table 30: CLB Shift Register Switching Characteristics*

| Symbol                                             | Description                         | Speed Grade |            |           | Units   |
|----------------------------------------------------|-------------------------------------|-------------|------------|-----------|---------|
|                                                    |                                     | -3          | -2/-2L/-2G | -1        |         |
| Sequential Delays                                  |                                     |             |            |           |         |
| T <sub>REG</sub>                                   | Clock to A – D outputs              | 0.96        | 0.98       | 1.20      | ns, Max |
| T <sub>REG_MUX</sub>                               | Clock to AMUX – DMUX output         | 1.19        | 1.23       | 1.50      | ns, Max |
| T <sub>REG_M31</sub>                               | Clock to DMUX output via M31 output | 0.89        | 0.91       | 1.10      | ns, Max |
| Setup and Hold Times Before/After Clock CLK        |                                     |             |            |           |         |
| T <sub>WS_SHFREG</sub> /T <sub>WH_SHFREG</sub>     | WE input                            | 0.26/0.09   | 0.27/0.09  | 0.33/0.09 | ns, Min |
| T <sub>CECK_SHFREG</sub> /T <sub>CKCE_SHFREG</sub> | CE input to CLK                     | 0.27/0.09   | 0.28/0.09  | 0.33/0.09 | ns, Min |
| T <sub>DS_SHFREG</sub> /T <sub>DH_SHFREG</sub>     | A – D inputs to CLK                 | 0.28/0.26   | 0.28/0.26  | 0.33/0.30 | ns, Min |
| Clock CLK                                          |                                     |             |            |           |         |
| T <sub>MPW_SHFREG</sub>                            | Minimum pulse width                 | 0.55        | 0.65       | 0.78      | ns, Min |

Table 31: Block RAM and FIFO Switching Characteristics (Cont'd)

| Symbol                                 | Description                                                                                                                                    | Speed Grade |            |        | Units |
|----------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|-------------|------------|--------|-------|
|                                        |                                                                                                                                                | -3          | -2/-2L/-2G | -1     |       |
| Maximum Frequency                      |                                                                                                                                                |             |            |        |       |
| F <sub>MAX_BRAM_WF_NC</sub>            | Block RAM<br>(Write first and No change modes)<br>When not in SDP RF mode                                                                      | 601.32      | 543.77     | 458.09 | MHz   |
| F <sub>MAX_BRAM_RF_PERFORMANCE</sub>   | Block RAM<br>(Read first, Performance mode)<br>When in SDP RF mode but no address overlap between port A and port B                            | 601.32      | 543.77     | 458.09 | MHz   |
| F <sub>MAX_BRAM_RF_DELAYED_WRITE</sub> | Block RAM<br>(Read first, Delayed_write mode)<br>When in SDP RF mode and there is possibility of overlap between port A and port B addresses   | 528.26      | 477.33     | 400.80 | MHz   |
| F <sub>MAX_CAS_WF_NC</sub>             | Block RAM Cascade<br>(Write first, No change mode)<br>When cascade but not in RF mode                                                          | 551.27      | 493.83     | 408.00 | MHz   |
| F <sub>MAX_CAS_RF_PERFORMANCE</sub>    | Block RAM Cascade<br>(Read first, Performance mode)<br>When in cascade with RF mode and no possibility of address overlap/one port is disabled | 551.27      | 493.83     | 408.00 | MHz   |
| F <sub>MAX_CAS_RF_DELAYED_WRITE</sub>  | When in cascade RF mode and there is a possibility of address overlap between port A and port B                                                | 478.24      | 427.35     | 350.88 | MHz   |
| F <sub>MAX_FIFO</sub>                  | FIFO in all modes without ECC                                                                                                                  | 601.32      | 543.77     | 458.09 | MHz   |
| F <sub>MAX_ECC</sub>                   | Block RAM and FIFO in ECC configuration                                                                                                        | 484.26      | 430.85     | 351.12 | MHz   |

**Notes:**

1. The timing report shows all of these parameters as  $T_{\text{RCKO\_DO}}$ .
2.  $T_{\text{RCKO\_DOR}}$  includes  $T_{\text{RCKO\_DOW}}$ ,  $T_{\text{RCKO\_DOPR}}$ , and  $T_{\text{RCKO\_DOPW}}$  as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with  $\text{DO\_REG} = 0$ .
4.  $T_{\text{RCKO\_DO}}$  includes  $T_{\text{RCKO\_DOP}}$  as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with  $\text{DO\_REG} = 1$ .
6.  $T_{\text{RCKO\_FLAGS}}$  includes the following parameters:  $T_{\text{RCKO\_AEMPTY}}$ ,  $T_{\text{RCKO\_AFULL}}$ ,  $T_{\text{RCKO\_EMPTY}}$ ,  $T_{\text{RCKO\_FULL}}$ ,  $T_{\text{RCKO\_RDERR}}$ ,  $T_{\text{RCKO\_WRERR}}$ .
7.  $T_{\text{RCKO\_POINTERS}}$  includes both  $T_{\text{RCKO\_RDCOUNT}}$  and  $T_{\text{RCKO\_WRCOUNT}}$ .
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. These parameters include both A and B inputs as well as the parity inputs of A and B.
10.  $T_{\text{RCO\_FLAGS}}$  includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

## DSP48E1 Switching Characteristics

Table 32: DSP48E1 Switching Characteristics

| Symbol                                                                                   | Description                                         | Speed Grade |            |            | Units |
|------------------------------------------------------------------------------------------|-----------------------------------------------------|-------------|------------|------------|-------|
|                                                                                          |                                                     | -3          | -2/-2L/-2G | -1         |       |
| Setup and Hold Times of Data/Control Pins to the Input Register Clock                    |                                                     |             |            |            |       |
| T <sub>DSPDCK_A_AREG</sub> / T <sub>DSPCKD_A_AREG</sub>                                  | A input to A register CLK                           | 0.24/0.12   | 0.27/0.14  | 0.31/0.16  | ns    |
| T <sub>DSPDCK_B_BREG</sub> /T <sub>DSPCKD_B_BREG</sub>                                   | B input to B register CLK                           | 0.28/0.13   | 0.32/0.14  | 0.39/0.15  | ns    |
| T <sub>DSPDCK_C_CREG</sub> /T <sub>DSPCKD_C_CREG</sub>                                   | C input to C register CLK                           | 0.15/0.15   | 0.17/0.17  | 0.20/0.20  | ns    |
| T <sub>DSPDCK_D_DREG</sub> /T <sub>DSPCKD_D_DREG</sub>                                   | D input to D register CLK                           | 0.21/0.19   | 0.27/0.22  | 0.35/0.26  | ns    |
| T <sub>DSPDCK_ACIN_AREG</sub> /T <sub>DSPCKD_ACIN_AREG</sub>                             | ACIN input to A register CLK                        | 0.21/0.12   | 0.24/0.14  | 0.27/0.16  | ns    |
| T <sub>DSPDCK_BCIN_BREG</sub> /T <sub>DSPCKD_BCIN_BREG</sub>                             | BCIN input to B register CLK                        | 0.22/0.13   | 0.25/0.14  | 0.30/0.15  | ns    |
| Setup and Hold Times of Data Pins to the Pipeline Register Clock                         |                                                     |             |            |            |       |
| T <sub>DSPDCK_{A,B}_MREG_MULT</sub> /T <sub>DSPCKD_B_MREG_MULT</sub>                     | {A, B,} input to M register CLK using multiplier    | 2.04/–0.01  | 2.34/–0.01 | 2.79/–0.01 | ns    |
| T <sub>DSPDCK_{A,B}_ADREG</sub> / T <sub>DSPCKD_D_ADREG</sub>                            | {A, D} input to AD register CLK                     | 1.09/–0.02  | 1.25/–0.02 | 1.49/–0.02 | ns    |
| Setup and Hold Times of Data/Control Pins to the Output Register Clock                   |                                                     |             |            |            |       |
| T <sub>DSPDCK_{A,B}_PREG_MULT</sub> /T <sub>DSPCKD_{A,B}_PREG_MULT</sub>                 | {A, B,} input to P register CLK using multiplier    | 3.41/–0.24  | 3.90/–0.24 | 4.64/–0.24 | ns    |
| T <sub>DSPDCK_D_PREG_MULT</sub> /T <sub>DSPCKD_D_PREG_MULT</sub>                         | D input to P register CLK using multiplier          | 3.33/–0.62  | 3.81/–0.62 | 4.53/–0.62 | ns    |
| T <sub>DSPDCK_{A,B}_PREG</sub> /T <sub>DSPCKD_{A,B}_PREG</sub>                           | A or B input to P register CLK not using multiplier | 1.47/–0.24  | 1.68/–0.24 | 2.00/–0.24 | ns    |
| T <sub>DSPDCK_C_PREG</sub> /T <sub>DSPCKD_C_PREG</sub>                                   | C input to P register CLK not using multiplier      | 1.30/–0.22  | 1.49/–0.22 | 1.78/–0.22 | ns    |
| T <sub>DSPDCK_PCIN_PREG</sub> /T <sub>DSPCKD_PCIN_PREG</sub>                             | PCIN input to P register CLK                        | 1.12/–0.13  | 1.28/–0.13 | 1.52/–0.13 | ns    |
| Setup and Hold Times of the CE Pins                                                      |                                                     |             |            |            |       |
| T <sub>DSPDCK_{CEA;CEB}_{AREG;BREG}</sub> /T <sub>DSPCKD_{CEA;CEB}_{AREG;BREG}</sub>     | {CEA; CEB} input to {A; B} register CLK             | 0.30/0.05   | 0.36/0.06  | 0.44/0.09  | ns    |
| T <sub>DSPDCK_CEC_CREG</sub> /T <sub>DSPCKD_CEC_CREG</sub>                               | CEC input to C register CLK                         | 0.24/0.08   | 0.29/0.09  | 0.36/0.11  | ns    |
| T <sub>DSPDCK_CED_DREG</sub> /T <sub>DSPCKD_CED_DREG</sub>                               | CED input to D register CLK                         | 0.31/–0.02  | 0.36/–0.02 | 0.44/–0.02 | ns    |
| T <sub>DSPDCK_CEM_MREG</sub> /T <sub>DSPCKD_CEM_MREG</sub>                               | CEM input to M register CLK                         | 0.26/0.15   | 0.29/0.17  | 0.33/0.20  | ns    |
| T <sub>DSPDCK_CEP_PREG</sub> / T <sub>DSPCKD_CEP_PREG</sub>                              | CEP input to P register CLK                         | 0.31/0.01   | 0.36/0.01  | 0.45/0.01  | ns    |
| Setup and Hold Times of the RST Pins                                                     |                                                     |             |            |            |       |
| T <sub>DSPDCK_{RSTA;RSTB}_{AREG;BREG}</sub> /T <sub>DSPCKD_{RSTA;RSTB}_{AREG;BREG}</sub> | {RSTA, RSTB} input to {A, B} register CLK           | 0.34/0.10   | 0.39/0.11  | 0.47/0.13  | ns    |
| T <sub>DSPDCK_RSTC_CREG</sub> /T <sub>DSPCKD_RSTC_CREG</sub>                             | RSTC input to C register CLK                        | 0.06/0.22   | 0.07/0.24  | 0.08/0.26  | ns    |
| T <sub>DSPDCK_RSTD_DREG</sub> /T <sub>DSPCKD_RSTD_DREG</sub>                             | RSTD input to D register CLK                        | 0.37/0.06   | 0.42/0.06  | 0.50/0.07  | ns    |
| T <sub>DSPDCK_RSTM_MREG</sub> /T <sub>DSPCKD_RSTM_MREG</sub>                             | RSTM input to M register CLK                        | 0.18/0.18   | 0.20/0.21  | 0.23/0.24  | ns    |
| T <sub>DSPDCK_RSTP_PREG</sub> /T <sub>DSPCKD_RSTP_PREG</sub>                             | RSTP input to P register CLK                        | 0.24/0.01   | 0.26/0.01  | 0.30/0.01  | ns    |
| Combinatorial Delays from Input Pins to Output Pins                                      |                                                     |             |            |            |       |
| T <sub>DSPDO_A_CARRYOUT_MULT</sub>                                                       | A input to CARRYOUT output using multiplier         | 3.21        | 3.69       | 4.39       | ns    |
| T <sub>DSPDO_D_P_MULT</sub>                                                              | D input to P output using multiplier                | 3.15        | 3.61       | 4.30       | ns    |

Table 32: DSP48E1 Switching Characteristics (Cont'd)

| Symbol                                                           | Description                                                  | Speed Grade |            |        | Units |
|------------------------------------------------------------------|--------------------------------------------------------------|-------------|------------|--------|-------|
|                                                                  |                                                              | -3          | -2/-2L/-2G | -1     |       |
| Clock to Outs from Input Register Clock to Cascading Output Pins |                                                              |             |            |        |       |
| T <sub>DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}</sub>                  | CLK (ACOUT, BCOUT) to {A,B} register output                  | 0.55        | 0.62       | 0.74   | ns    |
| T <sub>DSPCKO_CARRYCASCOUT_{AREG, BREG}_MULT</sub>               | CLK (AREG, BREG) to CARRYCASCOUT output using multiplier     | 3.55        | 4.06       | 4.84   | ns    |
| T <sub>DSPCKO_CARRYCASCOUT_ BREG</sub>                           | CLK (BREG) to CARRYCASCOUT output not using multiplier       | 1.60        | 1.82       | 2.16   | ns    |
| T <sub>DSPCKO_CARRYCASCOUT_ DREG_MULT</sub>                      | CLK (DREG) to CARRYCASCOUT output using multiplier           | 3.52        | 4.03       | 4.79   | ns    |
| T <sub>DSPCKO_CARRYCASCOUT_ CREG</sub>                           | CLK (CREG) to CARRYCASCOUT output                            | 1.64        | 1.88       | 2.23   | ns    |
| Maximum Frequency                                                |                                                              |             |            |        |       |
| F <sub>MAX</sub>                                                 | With all registers used                                      | 741.84      | 650.20     | 547.95 | MHz   |
| F <sub>MAX_PATDET</sub>                                          | With pattern detector                                        | 627.35      | 549.75     | 463.61 | MHz   |
| F <sub>MAX_MULT_NOMREG</sub>                                     | Two register multiply without MREG                           | 412.20      | 360.75     | 303.77 | MHz   |
| F <sub>MAX_MULT_NOMREG_PATDET</sub>                              | Two register multiply without MREG with pattern detect       | 374.25      | 327.65     | 276.01 | MHz   |
| F <sub>MAX_PREADD_MULT_NOADREG</sub>                             | Without ADREG                                                | 468.82      | 408.66     | 342.70 | MHz   |
| F <sub>MAX_PREADD_MULT_NOADREG_PATDET</sub>                      | Without ADREG with pattern detect                            | 468.82      | 408.66     | 342.58 | MHz   |
| F <sub>MAX_NOPIPELINEREG</sub>                                   | Without pipeline registers (MREG, ADREG)                     | 306.84      | 267.81     | 225.02 | MHz   |
| F <sub>MAX_NOPIPELINEREG_PATDET</sub>                            | Without pipeline registers (MREG, ADREG) with pattern detect | 285.23      | 249.13     | 209.38 | MHz   |

Table 47: Clock-Capable Clock Input Setup and Hold With PLL

| Symbol                                                                                                        | Description                                                        | Device     | Speed Grade |            |            | Units |
|---------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------|------------|-------------|------------|------------|-------|
|                                                                                                               |                                                                    |            | -3          | -2/-2L/-2G | -1         |       |
| Input Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard. <sup>(1)(2)</sup> |                                                                    |            |             |            |            |       |
| T <sub>PSPLLCC</sub> /<br>T <sub>PHPLLCC</sub>                                                                | No delay clock-capable clock input and IFF <sup>(3)</sup> with PLL | XC7V585T   | 3.07/−0.21  | 3.40/−0.21 | 3.72/−0.21 | ns    |
|                                                                                                               |                                                                    | XC7V2000T  | N/A         | 2.99/−0.35 | 3.27/−0.35 | ns    |
|                                                                                                               |                                                                    | XC7VX330T  | 2.94/−0.26  | 3.26/−0.26 | 3.57/−0.26 | ns    |
|                                                                                                               |                                                                    | XC7VX415T  | 3.09/−0.10  | 3.42/−0.10 | 3.75/−0.10 | ns    |
|                                                                                                               |                                                                    | XC7VX485T  | 2.95/−0.26  | 3.26/−0.26 | 3.58/−0.26 | ns    |
|                                                                                                               |                                                                    | XC7VX550T  | 3.08/−0.20  | 3.40/−0.20 | 3.74/−0.20 | ns    |
|                                                                                                               |                                                                    | XC7VX690T  | 3.08/−0.10  | 3.40/−0.10 | 3.74/−0.10 | ns    |
|                                                                                                               |                                                                    | XC7VX980T  | N/A         | 3.39/−0.21 | 3.72/−0.21 | ns    |
|                                                                                                               |                                                                    | XC7VX1140T | N/A         | 3.00/−0.35 | 3.27/−0.35 | ns    |

**Notes:**

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
- IFF = Input Flip-Flop or Latch
- Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 48: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO

| Symbol                                                                                             | Description                              | Speed Grade |            |            | Units |
|----------------------------------------------------------------------------------------------------|------------------------------------------|-------------|------------|------------|-------|
|                                                                                                    |                                          | -3          | -2/-2L/-2G | -1         |       |
| Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIO for SSTL15 Standard. |                                          |             |            |            |       |
| T <sub>PSCS</sub> /T <sub>PHCS</sub>                                                               | Setup/hold of I/O clock for HR I/O banks | –0.36/1.36  | –0.36/1.50 | –0.36/1.70 | ns    |
|                                                                                                    | Setup/hold of I/O clock for HP I/O banks | –0.34/1.39  | –0.34/1.53 | –0.34/1.73 | ns    |

Table 49: Sample Window

| Symbol                  | Description                                                | Speed Grade |            |      | Units |
|-------------------------|------------------------------------------------------------|-------------|------------|------|-------|
|                         |                                                            | -3          | -2/-2L/-2G | -1   |       |
| T <sub>SAMP</sub>       | Sampling error at receiver pins <sup>(1)</sup>             | 0.51        | 0.56       | 0.61 | ns    |
| T <sub>SAMP_BUFIO</sub> | Sampling error at receiver pins using BUFIO <sup>(2)</sup> | 0.30        | 0.35       | 0.40 | ns    |

**Notes:**

- This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution
These measurements do not include package or clock tree skew.
- This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIO clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

## Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for Virtex-7 T and XT FPGA clock transmitter and receiver data-valid windows.

Table 50: Package Skew

| Symbol        | Description                 | Device     | Package | Value | Units |
|---------------|-----------------------------|------------|---------|-------|-------|
| $T_{PKGSKEW}$ | Package Skew <sup>(1)</sup> | XC7V585T   | FFG1157 | 232   | ps    |
|               |                             |            | FFG1761 | 255   | ps    |
|               |                             | XC7V2000T  | FHG1761 | 308   | ps    |
|               |                             |            | FLG1925 | 266   | ps    |
|               |                             | XC7VX330T  | FFG1157 | 170   | ps    |
|               |                             |            | FFG1761 | 270   | ps    |
|               |                             | XC7VX415T  | FFG1157 | 203   | ps    |
|               |                             |            | FFG1158 | 237   | ps    |
|               |                             |            | FFG1927 | 183   | ps    |
|               |                             | XC7VX485T  | FFG1157 | 191   | ps    |
|               |                             |            | FFG1158 | 209   | ps    |
|               |                             |            | FFG1761 | 274   | ps    |
|               |                             |            | FFG1927 | 209   | ps    |
|               |                             |            | FFG1930 | 304   | ps    |
|               |                             | XC7VX550T  | FFG1158 | 217   | ps    |
|               |                             |            | FFG1927 | 254   | ps    |
|               |                             | XC7VX690T  | FFG1157 | 239   | ps    |
|               |                             |            | FFG1158 | 217   | ps    |
|               |                             |            | FFG1761 | 284   | ps    |
|               |                             |            | FFG1926 | 238   | ps    |
|               |                             |            | FFG1927 | 254   | ps    |
|               |                             |            | FFG1930 | 287   | ps    |
|               |                             | XC7VX980T  | FFG1926 | 242   | ps    |
|               |                             |            | FFG1928 | 199   | ps    |
|               |                             |            | FFG1930 | 243   | ps    |
|               |                             | XC7VX1140T | FLG1926 | 271   | ps    |
|               |                             |            | FLG1928 | 216   | ps    |
|               |                             |            | FLG1930 | 279   | ps    |

### Notes:

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
- Package delay information is available for these device/package combinations. This information can be used to deskew the package.

Table 59: GTX Transceiver Receiver Switching Characteristics

| Symbol                                               | Description                                                   |                                     | Min   | Typ | Max                 | Units |
|------------------------------------------------------|---------------------------------------------------------------|-------------------------------------|-------|-----|---------------------|-------|
| F <sub>GTXRX</sub>                                   | Serial data rate                                              | RX oversampler not enabled          | 0.500 | –   | F <sub>GTXMAX</sub> | Gb/s  |
| T <sub>RXELECIDLE</sub>                              | Time for RXELECIDLE to respond to loss or restoration of data |                                     | –     | 10  | –                   | ns    |
| RX <sub>OOBVDPP</sub>                                | OOB detect threshold peak-to-peak                             |                                     | 60    | –   | 150                 | mV    |
| RX <sub>SST</sub>                                    | Receiver spread-spectrum tracking <sup>(1)</sup>              | Modulated @ 33 KHz                  | –5000 | –   | 0                   | ppm   |
| RX <sub>RL</sub>                                     | Run length (CID)                                              |                                     | –     | –   | 512                 | UI    |
| RX <sub>PPMTOL</sub>                                 | Data/REFCLK PPM offset tolerance                              | Bit rates ≤ 6.6 Gb/s                | –1250 | –   | 1250                | ppm   |
|                                                      |                                                               | Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s | –700  | –   | 700                 | ppm   |
|                                                      |                                                               | Bit rates > 8.0 Gb/s                | –200  | –   | 200                 | ppm   |
| SJ Jitter Tolerance <sup>(2)</sup>                   |                                                               |                                     |       |     |                     |       |
| JT_SJ <sub>12.5</sub>                                | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 12.5 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>11.18</sub>                               | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 11.18 Gb/s                          | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>10.32</sub>                               | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 10.32 Gb/s                          | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>9.95</sub>                                | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 9.95 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>9.8</sub>                                 | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 9.8 Gb/s                            | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>8.0</sub>                                 | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 8.0 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>6.6_QPLL</sub>                            | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 6.6 Gb/s                            | 0.48  | –   | –                   | UI    |
| JT_SJ <sub>6.6_CPLL</sub>                            | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 6.6 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>5.0</sub>                                 | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 5.0 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>4.25</sub>                                | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 4.25 Gb/s                           | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.75</sub>                                | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.75 Gb/s                           | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.2</sub>                                 | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.2 Gb/s <sup>(4)</sup>             | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>3.2L</sub>                                | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.2 Gb/s <sup>(5)</sup>             | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>2.5</sub>                                 | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 2.5 Gb/s <sup>(6)</sup>             | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>1.25</sub>                                | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 1.25 Gb/s <sup>(7)</sup>            | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>500</sub>                                 | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 500 Mb/s                            | 0.4   | –   | –                   | UI    |
| SJ Jitter Tolerance with Stressed Eye <sup>(2)</sup> |                                                               |                                     |       |     |                     |       |
| JT_TJSE <sub>3.2</sub>                               | Total jitter with stressed eye <sup>(8)</sup>                 | 3.2 Gb/s                            | 0.70  | –   | –                   | UI    |
| JT_TJSE <sub>6.6</sub>                               |                                                               | 6.6 Gb/s                            | 0.70  | –   | –                   | UI    |
| JT_SJSE <sub>3.2</sub>                               | Sinusoidal jitter with stressed eye <sup>(8)</sup>            | 3.2 Gb/s                            | 0.1   | –   | –                   | UI    |
| JT_SJSE <sub>6.6</sub>                               |                                                               | 6.6 Gb/s                            | 0.1   | –   | –                   | UI    |

**Notes:**

- Using RXOUT\_DIV = 1, 2, and 4.
- All jitter values are based on a bit error ratio of  $1e^{-12}$ .
- The frequency of the injected sinusoidal jitter is 80 MHz.
- CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
- Composite jitter with RX equalizer enabled. DFE disabled.

Table 70: GTH Transceiver Reference Clock Switching Characteristics

| Symbol      | Description                     | Conditions           | All Speed Grades |     |     | Units |
|-------------|---------------------------------|----------------------|------------------|-----|-----|-------|
|             |                                 |                      | Min              | Typ | Max |       |
| $F_{GCLK}$  | Reference clock frequency range |                      | 60               | –   | 820 | MHz   |
| $T_{RCLK}$  | Reference clock rise time       | 20% – 80%            | –                | 200 | –   | ps    |
| $T_{FCLK}$  | Reference clock fall time       | 80% – 20%            | –                | 200 | –   | ps    |
| $T_{DCREF}$ | Reference clock duty cycle      | Transceiver PLL only | 40               | 50  | 60  | %     |




Figure 6: Reference Clock Timing Parameters

Table 71: GTH Transceiver PLL/Lock Time Adaptation

| Symbol      | Description                                                                                             | Conditions                                                                                                                                        | All Speed Grades |        |                   | Units |
|-------------|---------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------|-------------------|-------|
|             |                                                                                                         |                                                                                                                                                   | Min              | Typ    | Max               |       |
| $T_{LOCK}$  | Initial PLL lock                                                                                        |                                                                                                                                                   | –                | –      | 1                 | ms    |
| $T_{DLOCK}$ | Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).             | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | –                | 50,000 | $37 \times 10^6$  | UI    |
|             | Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled. |                                                                                                                                                   | –                | 50,000 | $2.3 \times 10^6$ | UI    |

Table 73: GTH Transceiver Transmitter Switching Characteristics (Cont'd)

| Symbol                 | Description                            | Condition                | Min | Typ | Max  | Units |
|------------------------|----------------------------------------|--------------------------|-----|-----|------|-------|
| TJ <sub>8.0_CPLL</sub> | Total jitter <sup>(3)(4)</sup>         | 8.0 Gb/s                 | –   | –   | 0.32 | UI    |
| DJ <sub>8.0_CPLL</sub> | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.17 | UI    |
| TJ <sub>6.6_QPLL</sub> | Total jitter <sup>(2)(4)</sup>         | 6.6 Gb/s                 | –   | –   | 0.28 | UI    |
| DJ <sub>6.6_QPLL</sub> | Deterministic jitter <sup>(2)(4)</sup> |                          | –   | –   | 0.17 | UI    |
| TJ <sub>6.6_CPLL</sub> | Total jitter <sup>(3)(4)</sup>         | 6.6 Gb/s                 | –   | –   | 0.30 | UI    |
| DJ <sub>6.6_CPLL</sub> | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>5.0</sub>      | Total jitter <sup>(3)(4)</sup>         | 5.0 Gb/s                 | –   | –   | 0.30 | UI    |
| DJ <sub>5.0</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>4.25</sub>     | Total jitter <sup>(3)(4)</sup>         | 4.25 Gb/s                | –   | –   | 0.30 | UI    |
| DJ <sub>4.25</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>3.75</sub>     | Total jitter <sup>(3)(4)</sup>         | 3.75 Gb/s                | –   | –   | 0.30 | UI    |
| DJ <sub>3.75</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>3.20</sub>     | Total jitter <sup>(3)(4)</sup>         | 3.20 Gb/s <sup>(5)</sup> | –   | –   | 0.2  | UI    |
| DJ <sub>3.20</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.1  | UI    |
| TJ <sub>3.20L</sub>    | Total jitter <sup>(3)(4)</sup>         | 3.20 Gb/s <sup>(6)</sup> | –   | –   | 0.32 | UI    |
| DJ <sub>3.20L</sub>    | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.16 | UI    |
| TJ <sub>2.5</sub>      | Total jitter <sup>(3)(4)</sup>         | 2.5 Gb/s <sup>(7)</sup>  | –   | –   | 0.20 | UI    |
| DJ <sub>2.5</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.08 | UI    |
| TJ <sub>1.25</sub>     | Total jitter <sup>(3)(4)</sup>         | 1.25 Gb/s <sup>(8)</sup> | –   | –   | 0.15 | UI    |
| DJ <sub>1.25</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.06 | UI    |
| TJ <sub>500</sub>      | Total jitter <sup>(3)(4)</sup>         | 500 Mb/s                 | –   | –   | 0.1  | UI    |
| DJ <sub>500</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.03 | UI    |

**Notes:**

- Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTH Quads).
- Using QPLL\_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- Using CPLL\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit-error ratio of 1e<sup>-12</sup>.
- CPLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
- CPLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
- CPLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

Table 80: CPRI Protocol Characteristics (GTH Transceivers)

| Description                                     | Line Rate (Mb/s) | Min    | Max    | Units |
|-------------------------------------------------|------------------|--------|--------|-------|
| <b>CPRI Transmitter Jitter Generation</b>       |                  |        |        |       |
| Total transmitter jitter                        | 614.4            | –      | 0.35   | UI    |
|                                                 | 1228.8           | –      | 0.35   | UI    |
|                                                 | 2457.6           | –      | 0.35   | UI    |
|                                                 | 3072.0           | –      | 0.35   | UI    |
|                                                 | 4915.2           | –      | 0.3    | UI    |
|                                                 | 6144.0           | –      | 0.3    | UI    |
|                                                 | 9830.4           | –      | Note 1 | UI    |
| <b>CPRI Receiver Frequency Jitter Tolerance</b> |                  |        |        |       |
| Total receiver jitter tolerance                 | 614.4            | 0.65   | –      | UI    |
|                                                 | 1228.8           | 0.65   | –      | UI    |
|                                                 | 2457.6           | 0.65   | –      | UI    |
|                                                 | 3072.0           | 0.65   | –      | UI    |
|                                                 | 4915.2           | 0.95   | –      | UI    |
|                                                 | 6144.0           | 0.95   | –      | UI    |
|                                                 | 9830.4           | Note 1 | –      | UI    |

**Notes:**

1. Tested per SFP+ specification, see Table 79.

## Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 81: Maximum Performance for PCI Express Designs

| Symbol                | Description                    | Speed Grade |            |        | Units |
|-----------------------|--------------------------------|-------------|------------|--------|-------|
|                       |                                | -3          | -2/-2L/-2G | -1     |       |
| F <sub>PIPECLK</sub>  | Pipe clock maximum frequency   | 250.00      | 250.00     | 250.00 | MHz   |
| F <sub>USERCLK</sub>  | User clock maximum frequency   | 500.00      | 500.00     | 250.00 | MHz   |
| F <sub>USERCLK2</sub> | User clock 2 maximum frequency | 250.00      | 250.00     | 250.00 | MHz   |
| F <sub>DRPCLK</sub>   | DRP clock maximum frequency    | 250.00      | 250.00     | 250.00 | MHz   |

Table 82: XADC Specifications (Cont'd)

| Parameter                           | Symbol            | Comments/Conditions                                                      | Min    | Typ  | Max    | Units |
|-------------------------------------|-------------------|--------------------------------------------------------------------------|--------|------|--------|-------|
| <b>XADC Reference<sup>(5)</sup></b> |                   |                                                                          |        |      |        |       |
| External Reference                  | V <sub>REFP</sub> | Externally supplied reference voltage                                    | 1.20   | 1.25 | 1.30   | V     |
| On-Chip Reference                   |                   | Ground V <sub>REFP</sub> pin to AGND,<br>T <sub>j</sub> = -40°C to 100°C | 1.2375 | 1.25 | 1.2625 | V     |

**Notes:**

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for new BitGen option XADCEnhancedLinearity = ON.
- For a detailed description, see the ADC chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* (UG480).
- For a detailed description, see the Timing chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* (UG480).
- Any variation in the reference voltage from the nominal V<sub>REFP</sub> = 1.25V and V<sub>REFN</sub> = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.

## Configuration Switching Characteristics

Table 83: Configuration Switching Characteristics

| Symbol                             | Description                                                    | Virtex-7 T and XT Devices | Speed Grade |            |        | Units       |
|------------------------------------|----------------------------------------------------------------|---------------------------|-------------|------------|--------|-------------|
|                                    |                                                                |                           | -3          | -2/-2L/-2G | -1     |             |
| Power-up Timing Characteristics    |                                                                |                           |             |            |        |             |
| T <sub>PL</sub> <sup>(1)</sup>     | Program latency                                                |                           | 5           | 5          | 5      | ms, Max     |
| T <sub>POR</sub> <sup>(1)</sup>    | Power-on reset (50ms ramp rate time)                           |                           | 10/50       | 10/50      | 10/50  | ms, Min/Max |
|                                    | Power-on reset (1ms ramp rate time)                            |                           | 10/35       | 10/35      | 10/35  | ms, Min/Max |
| T <sub>PROGRAM</sub>               | Program pulse width                                            |                           | 250         | 250        | 250    | ns, Min     |
| CCLK Output (Master Mode)          |                                                                |                           |             |            |        |             |
| T <sub>ICCK</sub>                  | Master CCLK output delay                                       |                           | 150         | 150        | 150    | ns, Min     |
| T <sub>MCCKL</sub>                 | Master CCLK clock Low time duty cycle                          |                           | 40/60       | 40/60      | 40/60  | %, Min/Max  |
| T <sub>MCCKH</sub>                 | Master CCLK clock High time duty cycle                         |                           | 40/60       | 40/60      | 40/60  | %, Min/Max  |
| F <sub>MCCK</sub>                  | Master CCLK frequency                                          |                           | 100         | 100        | 100    | MHz, Max    |
|                                    | Master CCLK frequency for AES encrypted x16                    |                           | 50          | 50         | 50     | MHz, Max    |
| F <sub>MCCK_START</sub>            | Master CCLK frequency at start of configuration                |                           | 3           | 3          | 3      | MHz, Typ    |
| F <sub>MCCKTOL</sub>               | Frequency tolerance, master mode with respect to nominal CCLK. |                           | ±50         | ±50        | ±50    | %, Max      |
| CCLK Input (Slave Modes)           |                                                                |                           |             |            |        |             |
| T <sub>SCCKL</sub>                 | Slave CCLK clock minimum Low time                              |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| T <sub>SCCKH</sub>                 | Slave CCLK clock minimum High time                             |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| F <sub>SCCK</sub>                  | Slave CCLK frequency                                           |                           | 100         | 100        | 100    | MHz, Max    |
| EMCCLK Input (Master Mode)         |                                                                |                           |             |            |        |             |
| T <sub>EMCCKL</sub>                | External master CCLK Low time                                  |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| T <sub>EMCCKH</sub>                | External master CCLK High time                                 |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| F <sub>EMCCK</sub>                 | External master CCLK frequency                                 |                           | 100         | 100        | 100    | MHz, Max    |
| Internal Configuration Access Port |                                                                |                           |             |            |        |             |
| F <sub>ICAPCK</sub>                | Internal configuration access port (ICAPE2)                    |                           | 100.00      | 100.00     | 100.00 | MHz, Max    |

Table 83: Configuration Switching Characteristics (Cont'd)

| Symbol                                         | Description                                                | Virtex-7 T and XT Devices | Speed Grade |            |          | Units    |
|------------------------------------------------|------------------------------------------------------------|---------------------------|-------------|------------|----------|----------|
|                                                |                                                            |                           | -3          | -2/-2L/-2G | -1       |          |
| Master/Slave Serial Mode Programming Switching |                                                            |                           |             |            |          |          |
| T <sub>DCCK</sub> /T <sub>CCKD</sub>           | DIN setup/hold                                             |                           | 4.0/0.0     | 4.0/0.0    | 4.0/0.0  | ns, Min  |
| T <sub>CCO</sub>                               | DOUT clock to out                                          |                           | 8.0         | 8.0        | 8.0      | ns, Max  |
| SelectMAP Mode Programming Switching           |                                                            |                           |             |            |          |          |
| T <sub>SMDCCK</sub> /T <sub>SMCCKD</sub>       | D[31:00] setup/hold                                        |                           | 4.0/0.0     | 4.0/0.0    | 4.0/0.0  | ns, Min  |
| T <sub>SMCSCCK</sub> /T <sub>SMCCKCS</sub>     | CSI_B setup/hold                                           |                           | 4.0/0.0     | 4.0/0.0    | 4.0/0.0  | ns, Min  |
| T <sub>SMWCCK</sub> /T <sub>SMCCKW</sub>       | RDWR_B setup/hold                                          |                           | 10.0/0.0    | 10.0/0.0   | 10.0/0.0 | ns, Min  |
| T <sub>SMCKCSO</sub>                           | CSO_B clock to out (330 Ω pull-up resistor required)       |                           | 7.0         | 7.0        | 7.0      | ns, Max  |
| T <sub>SMCO</sub>                              | D[31:00] clock to out in readback                          |                           | 8.0         | 8.0        | 8.0      | ns, Max  |
| F <sub>RBCK</sub>                              | Readback frequency                                         | SLR-based                 | 70          | 70         | 70       | MHz, Max |
|                                                |                                                            | All other devices         | 100         | 100        | 100      | MHz, Max |
| Boundary-Scan Port Timing Specifications       |                                                            |                           |             |            |          |          |
| T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>       | TMS and TDI setup/hold                                     | SLR-based                 | 9.0/2.0     | 9.0/2.0    | 9.0/2.0  | ns, Min  |
|                                                |                                                            | All other devices         | 3.0/2.0     | 3.0/2.0    | 3.0/2.0  | ns, Min  |
| T <sub>TCKTDO</sub>                            | TCK falling edge to TDO output                             | SLR-based                 | 17          | 17         | 17       | ns, Max  |
|                                                |                                                            | All other devices         | 7.0         | 7.0        | 7.0      | ns, Max  |
| F <sub>TCK</sub>                               | TCK frequency                                              | SLR-based                 | 20          | 20         | 20       | MHz, Max |
|                                                |                                                            | All other devices         | 66          | 66         | 66       | MHz, Max |
| BPI Master Flash Mode Programming Switching    |                                                            |                           |             |            |          |          |
| T <sub>BPICCO</sub> <sup>(2)</sup>             | A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out |                           | 8.5         | 8.5        | 8.5      | ns, Max  |
| T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>       | D[15:00] setup/hold                                        |                           | 4.0/0.0     | 4.0/0.0    | 4.0/0.0  | ns, Min  |
| SPI Master Flash Mode Programming Switching    |                                                            |                           |             |            |          |          |
| T <sub>SPIDCC</sub> /T <sub>SPICCD</sub>       | D[03:00] setup/hold                                        |                           | 3.0/0.0     | 3.0/0.0    | 3.0/0.0  | ns, Min  |
| T <sub>SPICCM</sub>                            | MOSI clock to out                                          |                           | 8.0         | 8.0        | 8.0      | ns, Max  |
| T <sub>SPICFC</sub>                            | FCS_B clock to out                                         |                           | 8.0         | 8.0        | 8.0      | ns, Max  |

**Notes:**

1. To support longer delays in configuration, use the design solutions described in the *7 Series FPGA Configuration User Guide* ([UG470](#)).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

## eFUSE Programming Conditions

Table 84 lists the programming conditions specifically for eFUSE. For more information, see the *7 Series FPGA Configuration User Guide* ([UG470](#)).

Table 84: eFUSE Programming Conditions<sup>(1)</sup>

| Symbol   | Description                | Min | Typ | Max | Units |
|----------|----------------------------|-----|-----|-----|-------|
| $I_{FS}$ | $V_{CCAUX}$ supply current | –   | –   | 115 | mA    |
| $t_j$    | Temperature range          | 15  | –   | 125 | °C    |

**Notes:**

1. The FPGA must not be configured during eFUSE programming.

## Revision History

The following table shows the revision history for this document.

| Date       | Version | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|------------|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 03/01/2011 | 1.0     | Initial Xilinx release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 10/05/2011 | 1.1     | <p>Removed the XC7V285T, XC7V450T, and XC7V855T devices from the entire data sheet. Added the XC7VX330T, XC7VX415T, XC7VX550T, XC7VX690T, XC7VX980T, and XC7VX1140T devices to the entire data sheet.</p> <p>Replaced -1L with -2L throughout this data sheet. Added the extended temperature range discussion to <a href="#">page 1</a>. Updated Min/Max values and removed Note 5 from <a href="#">Table 2</a>. Clarified <a href="#">Power-On/Off Power Supply Sequencing</a> power sequencing discussion including adding <math>T_{VCCO2VCCAUX}</math> to <a href="#">Table 8</a>. Added <math>I_{CCAUX\_IO}</math> and <math>I_{CCBRAM}</math> to <a href="#">Table 6</a> and <a href="#">Table 7</a>. Updated <math>V_{ICM}</math> in <a href="#">Table 12</a> and <a href="#">Table 13</a>. Added Note 1 to <a href="#">Table 12</a>. Updated <a href="#">Table 84</a> including adding <a href="#">Note 1</a>. Added <a href="#">Table 13</a>. Revised the reference clock maximum frequency (<math>F_{GCLK}</math>) in <a href="#">Table 55</a>. Added <a href="#">Table 57</a>. Added <a href="#">GTH Transceiver Specifications</a> section. Removed erroneous instances of HSTL_III from <a href="#">Table 20</a>. Removed the <i>I/O Standard Adjustment Measurement Methodology</i> section. Use IBIS for more accurate information and measurements. Updated <math>T_{IDELAYPAT\_JIT}</math> in <a href="#">Table 26</a>. Added <math>T_{AS}/T_{AH}</math> to <a href="#">Table 28</a>. Added <math>T_{RDCK\_DI\_WF\_NC}/T_{RDCK\_DI\_WF\_NC}</math> and <math>T_{RDCK\_DI\_RF}/T_{RDCK\_DI\_RF}</math> to <a href="#">Table 31</a>. Completely updated the specifications in <a href="#">Table 83</a>. Updated <math>MMCM\_F_{INDUTY}</math> and added <math>F_{INJITTER}</math>, <math>T_{OUTJITTER}</math>, and <math>T_{EXTFVAR}</math> and <a href="#">Note 3</a> to <a href="#">Table 38</a>. Updated the <a href="#">AC Switching Characteristics</a> section. Updated the <a href="#">Table 50</a> package list. Updated the <a href="#">Notice of Disclaimer</a>.</p> |
| 11/07/2011 | 1.2     | <p>Added -2G speed grade, where appropriate, throughout document.</p> <p>Revised the <math>V_{OCM}</math> specification in <a href="#">Table 12</a>. Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.3 v1.02 speed specification throughout document including <a href="#">Table 19</a> and <a href="#">Table 20</a>. Added MMCM to the symbol names of a few specifications in <a href="#">Table 38</a> and PLL to the symbol names in <a href="#">Table 39</a>. In <a href="#">Table 40</a> through <a href="#">Table 47</a>, updated the pin-to-pin description with the SSTL15 standard. Updated units in <a href="#">Table 49</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 02/13/2012 | 1.3     | <p>Updated summary description on <a href="#">page 1</a>. In <a href="#">Table 2</a>, revised <math>V_{CCO}</math> for the 3.3V HR I/O banks and updated <math>T_j</math>. Added typical numbers to <a href="#">Table 3</a>. Updated the notes in <a href="#">Table 6</a>. Added MGTAVCC, MGTAVTT, and MGTVCCAUX power supply ramp times to <a href="#">Table 8</a>. Rearranged <a href="#">Table 9</a>, added Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II. Added <a href="#">Table 10</a> and <a href="#">Table 11</a>. Revised the specifications in <a href="#">Table 12</a> and <a href="#">Table 13</a>. Updated the <a href="#">eFUSE Programming Conditions</a> section and removed the endurance table. Added the <a href="#">IO_FIFO Switching Characteristics</a> table. Revised <math>I_{CCADC}</math> and updated <a href="#">Note 1</a> in <a href="#">Table 82</a>. Revised DDR LVDS transmitter data width in <a href="#">Table 17</a>. Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.4 v1.03 speed specification throughout document. Removed notes from <a href="#">Table 28</a> as they are no longer applicable. Updated specifications in <a href="#">Table 83</a>. Updated <a href="#">Note 1</a> in <a href="#">Table 37</a>.</p> <p>In the <a href="#">GTX Transceiver Specifications</a> section: Revised <math>V_{IN}</math>, and added <math>I_{DCIN}</math> and <math>I_{DCOUT}</math> to <a href="#">Table 51</a>. Updated and added notes to <a href="#">Table 53</a>. In <a href="#">Table 55</a>, revised <math>F_{GCLK}</math>, removed <math>T_{PHASE}</math>, and added <math>T_{DLOCK}</math>. Revised specifications and added <a href="#">Note 2</a> to <a href="#">Table 57</a>. Added <a href="#">Table 58</a> and <a href="#">Table 59</a> along with <a href="#">GTX Transceiver Protocol Jitter Characteristics</a> in <a href="#">Table 60</a> through <a href="#">Table 65</a>.</p>       |
| 05/23/2012 | 1.4     | <p>Reorganized entire data sheet including adding <a href="#">Table 44</a> and <a href="#">Table 48</a>.</p> <p>Updated <math>T_{SOL}</math> in <a href="#">Table 1</a>. Updated <math>I_{BATT}</math> and added <math>R_{IN\_TERM}</math> to <a href="#">Table 3</a>. Added values to <a href="#">Table 6</a> and <a href="#">Table 7</a>. Updated <a href="#">Power-On/Off Power Supply Sequencing</a> section with regards to GTX/GTH transceivers. Updated many parameters in <a href="#">Table 9</a>, including SSTL135 and SSTL135_R. Removed <math>V_{OX}</math> column and added DIFF_HSUL_12 to <a href="#">Table 11</a>. Updated <math>V_{OL}</math> in <a href="#">Table 12</a>. Updated <a href="#">Table 17</a> and removed notes 2 and 3. Updated <a href="#">Table 18</a>.</p> <p>Updated the <a href="#">AC Switching Characteristics</a> section based upon the ISE 14.1 v1.04 for the -3, -2, -2L (1.0V), -1, and v1.05 for the -2L (0.9V) speed specifications throughout the document.</p> <p>In <a href="#">Table 31</a>, updated <a href="#">Reset Delays</a> section including <a href="#">Note 10</a> and <a href="#">Note 11</a>. Added data for <math>T_{LOCK}</math> and <math>T_{DLOCK}</math> in <a href="#">Table 55</a>. Updated many of the XADC specifications in <a href="#">Table 82</a> and added <a href="#">Note 2</a>. Updated and moved <i>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</i> section from <a href="#">Table 83</a> to <a href="#">Table 38</a> and <a href="#">Table 39</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |