



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Active
Number of LABs/CLBs	32200
Number of Logic Elements/Cells	412160
Total RAM Bits	32440320
Number of I/O	600
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1156-BBGA, FCBGA
Supplier Device Package	1157-FCBGA (35x35)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc7vx415t-2ffg1157i">https://www.e-xfl.com/product-detail/xilinx/xc7vx415t-2ffg1157i</a>

Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
$I_{RPD}$	Pad pull-down (when selected) @ $V_{IN} = 3.3V$	68	—	330	$\mu A$
	Pad pull-down (when selected) @ $V_{IN} = 1.8V$	45	—	180	$\mu A$
$I_{CCADC}$	Analog supply current, analog circuits in powered up state	—	—	25	mA
$I_{BATT}^{(3)}$	Battery supply current	—	—	150	nA
$R_{IN\_TERM}^{(4)}$	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_40) for commercial (C), industrial (I), and extended (E) temperature devices	28	40	55	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_50) for commercial (C), industrial (I), and extended (E) temperature devices	35	50	65	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_60) for commercial (C), industrial (I), and extended (E) temperature devices	44	60	83	$\Omega$
$n$	Temperature diode ideality factor	—	1.010	—	—
$r$	Temperature diode series resistance	—	2	—	$\Omega$

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a  $V_{CCO}/2$  level.

Table 4:  $V_{IN}$  Maximum Allowed AC Voltage Overshoot and Undershoot for 3.3V HR I/O Banks<sup>(1)</sup>

AC Voltage Overshoot	% of UI @ -40°C to 100°C	AC Voltage Undershoot	% of UI @ -40°C to 100°C
$V_{CCO} + 0.55$	100	-0.40	100
		-0.45	61.7
		-0.50	25.8
		-0.55	11.0
$V_{CCO} + 0.60$	46.6	-0.60	4.77
$V_{CCO} + 0.65$	21.2	-0.65	2.10
$V_{CCO} + 0.70$	9.75	-0.70	0.94
$V_{CCO} + 0.75$	4.55	-0.75	0.43
$V_{CCO} + 0.80$	2.15	-0.80	0.20
$V_{CCO} + 0.85$	1.02	-0.85	0.09
$V_{CCO} + 0.90$	0.49	-0.90	0.04
$V_{CCO} + 0.95$	0.24	-0.95	0.02

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

**Table 7** shows the minimum current, in addition to  $I_{CCQ}$ , that is required by Virtex-7 T and XT devices for proper power-on and configuration. If the current minimums shown in **Table 6** and **Table 7** are met, the device powers on after all five supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after  $V_{CCINT}$  is applied.

Once initialized and configured, use the XPower tools to estimate current drain on these supplies.

**Table 7: Power-On Current for Virtex-7 T and XT Devices**

Device	$I_{CCINTMIN}$	$I_{CCAUXMIN}$	$I_{CCOMIN}$	$I_{CCAUX\_IO}$	$I_{CCBRAM}$	Units
	$I_{CCINTQ}^{(1)}$	$I_{CCAUXQ}^{(1)}$	$I_{CCOQ}^{(1)}$	$I_{CCOAUQ}^{(1)}$	$I_{CCBRAMQ}^{(1)}$	
XC7V585T	$I_{CCINTQ} + 2700$	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 60 \text{ mA per bank}$	$I_{CCOAUQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 108$	mA
XC7V2000T	$I_{CCINTQ} + 4000$	$I_{CCAUXQ} + 80$	$I_{CCOQ} + 60 \text{ mA per bank}$	$I_{CCOAUQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 176$	mA
XC7VX330T	$I_{CCINTQ} + 1000$	$I_{CCAUXQ} + 65$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 95$	mA
XC7VX415T	$I_{CCINTQ} + 1200$	$I_{CCAUXQ} + 75$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 115$	mA
XC7VX485T	$I_{CCINTQ} + 1200$	$I_{CCAUXQ} + 80$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUQ} + 40 \text{ mA per bank}$	$I_{CCBRAMQ} + 140$	mA
XC7VX550T	$I_{CCINTQ} + 3300$	$I_{CCAUXQ} + 143$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUQ} + 57 \text{ mA per bank}$	$I_{CCBRAMQ} + 200$	mA
XC7VX690T	$I_{CCINTQ} + 3300$	$I_{CCAUXQ} + 143$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUQ} + 57 \text{ mA per bank}$	$I_{CCBRAMQ} + 200$	mA
XC7VX980T	$I_{CCINTQ} + 6500$	$I_{CCAUXQ} + 202$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUQ} + 60 \text{ mA per bank}$	$I_{CCBRAMQ} + 204$	mA
XC7VX1140T	$I_{CCINTQ} + 8000$	$I_{CCAUXQ} + 235$	$I_{CCOQ} + 40 \text{ mA per bank}$	$I_{CCOAUQ} + 63 \text{ mA per bank}$	$I_{CCBRAMQ} + 256$	mA

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

**Table 8: Power Supply Ramp Time**

Symbol	Description	Conditions	Min	Max	Units
$T_{VCCINT}$	Ramp time from GND to 90% of $V_{CCINT}$		0.2	50	ms
$T_{VCCO}$	Ramp time from GND to 90% of $V_{CCO}$		0.2	50	ms
$T_{VCCAUX}$	Ramp time from GND to 90% of $V_{CCAUX}$		0.2	50	ms
$T_{VCCAUX\_IO}$	Ramp time from GND to 90% of $V_{CCAUX\_IO}$		0.2	50	ms
$T_{CCBRAM}$	Ramp time from GND to 90% of $V_{CCBRAM}$		0.2	50	ms
$T_{VCCO2VCCAUX}$	Allowed time per power cycle for $V_{CCO} - V_{CCAUX} > 2.625\text{V}$	$T_J = 100^\circ\text{C}^{(1)}$	–	500	ms
		$T_J = 85^\circ\text{C}^{(1)}$	–	800	
$T_{MGTAVCC}$	Ramp time from GND to 90% of $V_{MGTAVCC}$		0.2	50	ms
$T_{MGTAVTT}$	Ramp time from GND to 90% of $V_{MGTAVTT}$		0.2	50	ms
$T_{MGTVCCAUX}$	Ramp time from GND to 90% of $V_{MGTVCCAUX}$		0.2	50	ms

**Notes:**

1. Based on 240,000 power cycles with nominal  $V_{CCO}$  of 3.3V or 36,500 power cycles with a worst case  $V_{CCO}$  of 3.465V.

## AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the ISE® Design Suite 14.5 and Vivado® Design Suite 2013.1 as outlined in [Table 14](#).

**Table 14: Virtex-7 T and XT FPGA Speed Specification Version By Device/Speed Grade**

Version In:		Typical V <sub>CCINT</sub>	Device
ISE 14.5	Vivado 2013.1	( <a href="#">Table 2</a> )	
1.09	1.09	1.0V	XC7V585T, XC7VX485T
N/A	1.08	1.0V	XC7V2000T
1.08	1.08	1.0V	XC7VX330T, XC7VX415T, XC7VX550T, XC7VX690T, XC7VX980T
N/A	1.08	1.0V	XC7VX1140T

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### **Advance Product Specification**

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### **Preliminary Product Specification**

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### **Production Product Specification**

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

## Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-7 T and XT FPGAs.

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics

I/O Standard	T <sub>IOP1</sub>			T <sub>IOP0P</sub>			T <sub>IOTP</sub>			Units	
	Speed Grade			Speed Grade			Speed Grade				
	-3	-2/-2L/-2G	-1	-3	-2/-2L/-2G	-1	-3	-2/-2L/-2G	-1		
LVDS	0.75	0.79	0.92	1.05	1.17	1.24	1.68	1.92	2.06	ns	
HSUL_12	0.69	0.72	0.82	1.65	1.84	2.05	2.29	2.59	2.87	ns	
DIFF_HSUL_12	0.69	0.72	0.82	1.65	1.84	2.05	2.29	2.59	2.87	ns	
HSTL_I_S	0.68	0.72	0.82	1.15	1.28	1.38	1.79	2.03	2.20	ns	
HSTL_II_S	0.68	0.72	0.82	1.05	1.17	1.26	1.69	1.93	2.08	ns	
HSTL_I_18_S	0.70	0.72	0.82	1.12	1.24	1.34	1.75	2.00	2.16	ns	
HSTL_II_18_S	0.70	0.72	0.82	1.06	1.18	1.26	1.70	1.94	2.08	ns	
HSTL_I_12_S	0.68	0.72	0.82	1.14	1.27	1.37	1.78	2.02	2.20	ns	
HSTL_I_DCI_S	0.68	0.72	0.82	1.11	1.23	1.33	1.74	1.99	2.15	ns	
HSTL_II_DCI_S	0.68	0.72	0.82	1.05	1.17	1.26	1.69	1.93	2.08	ns	
HSTL_II_T_DCI_S	0.70	0.72	0.82	1.15	1.28	1.38	1.78	2.03	2.20	ns	
HSTL_I_DCI_18_S	0.70	0.72	0.82	1.11	1.23	1.33	1.74	1.99	2.15	ns	
HSTL_II_DCI_18_S	0.70	0.72	0.82	1.05	1.16	1.24	1.69	1.92	2.06	ns	
HSTL_II_T_DCI_18_S	0.70	0.72	0.82	1.11	1.23	1.33	1.74	1.99	2.15	ns	
DIFF_HSTL_I_S	0.75	0.79	0.92	1.15	1.28	1.38	1.79	2.03	2.20	ns	
DIFF_HSTL_II_S	0.75	0.79	0.92	1.05	1.17	1.26	1.69	1.93	2.08	ns	
DIFF_HSTL_I_DCI_S	0.75	0.79	0.92	1.15	1.28	1.38	1.78	2.03	2.20	ns	
DIFF_HSTL_II_DCI_S	0.75	0.79	0.92	1.05	1.17	1.26	1.69	1.93	2.08	ns	
DIFF_HSTL_I_18_S	0.75	0.79	0.92	1.12	1.24	1.34	1.75	2.00	2.16	ns	
DIFF_HSTL_II_18_S	0.75	0.79	0.92	1.06	1.18	1.26	1.70	1.94	2.08	ns	
DIFF_HSTL_I_DCI_18_S	0.75	0.79	0.92	1.11	1.23	1.33	1.74	1.99	2.15	ns	
DIFF_HSTL_II_DCI_18_S	0.75	0.79	0.92	1.05	1.16	1.24	1.69	1.92	2.06	ns	
DIFF_HSTL_II_T_DCI_18_S	0.75	0.79	0.92	1.11	1.23	1.33	1.74	1.99	2.15	ns	
HSTL_I_F	0.68	0.72	0.82	1.02	1.14	1.22	1.66	1.90	2.04	ns	
HSTL_II_F	0.68	0.72	0.82	0.97	1.08	1.15	1.61	1.84	1.97	ns	
HSTL_I_18_F	0.70	0.72	0.82	1.04	1.16	1.24	1.68	1.91	2.06	ns	
HSTL_II_18_F	0.70	0.72	0.82	0.98	1.09	1.16	1.62	1.85	1.98	ns	
HSTL_I_12_F	0.68	0.72	0.82	1.02	1.13	1.21	1.65	1.88	2.03	ns	
HSTL_I_DCI_F	0.68	0.72	0.82	1.04	1.16	1.24	1.67	1.91	2.06	ns	
HSTL_II_DCI_F	0.68	0.72	0.82	0.97	1.08	1.15	1.61	1.84	1.97	ns	
HSTL_II_T_DCI_F	0.70	0.72	0.82	1.02	1.14	1.22	1.66	1.90	2.04	ns	
HSTL_I_DCI_18_F	0.70	0.72	0.82	1.04	1.16	1.24	1.67	1.91	2.06	ns	
HSTL_II_DCI_18_F	0.70	0.72	0.82	0.98	1.09	1.16	1.61	1.85	1.98	ns	
HSTL_II_T_DCI_18_F	0.70	0.72	0.82	1.04	1.16	1.24	1.67	1.91	2.06	ns	
DIFF_HSTL_I_F	0.75	0.79	0.92	1.02	1.14	1.22	1.66	1.90	2.04	ns	
DIFF_HSTL_II_F	0.75	0.79	0.92	0.97	1.08	1.15	1.61	1.84	1.97	ns	
DIFF_HSTL_I_DCI_F	0.75	0.79	0.92	1.02	1.14	1.22	1.66	1.90	2.04	ns	
DIFF_HSTL_II_DCI_F	0.75	0.79	0.92	0.97	1.08	1.15	1.61	1.84	1.97	ns	

## Input Serializer/Deserializer Switching Characteristics

Table 24: ISERDES Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Setup/Hold for Control Lines</b>					
T <sub>ISCKC_BITSILIP</sub> /T <sub>ISCKC_BITSILIP</sub>	BITSILIP pin setup/hold with respect to CLKDIV	0.01/0.12	0.02/0.13	0.02/0.15	ns
T <sub>ISCKC_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLK (for CE1)	0.39/-0.02	0.44/-0.02	0.63/-0.02	ns
T <sub>ISCKC_CE2</sub> / T <sub>ISCKC_CE2</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLKDIV (for CE2)	-0.12/0.29	-0.12/0.31	-0.12/0.35	ns
<b>Setup/Hold for Data Lines</b>					
T <sub>ISDCK_D</sub> / T <sub>ISCKD_D</sub>	D pin setup/hold with respect to CLK	-0.02/0.11	-0.02/0.12	-0.02/0.15	ns
T <sub>ISDCK_DDLY</sub> / T <sub>ISCKD_DDLY</sub>	DDLY pin setup/hold with respect to CLK (using IDELAY) <sup>(1)</sup>	-0.02/0.11	-0.02/0.12	-0.02/0.15	ns
T <sub>ISDCK_D_DDR</sub> / T <sub>ISCKD_D_DDR</sub>	D pin setup/hold with respect to CLK at DDR mode	-0.02/0.11	-0.02/0.12	-0.02/0.15	ns
T <sub>ISDCK_DDLY_DDR</sub> / T <sub>ISCKD_DDLY_DDR</sub>	D pin setup/hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup>	0.11/0.11	0.12/0.12	0.15/0.15	ns
<b>Sequential Delays</b>					
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.46	0.47	0.58	ns
<b>Propagation Delays</b>					
T <sub>ISDO_DO</sub>	D input to DO output pin	0.09	0.10	0.12	ns

**Notes:**

1. Recorded at 0 tap value.
2. T<sub>ISCKC\_CE2</sub> and T<sub>ISCKC\_CE2</sub> are reported as T<sub>ISCKC\_CE</sub>/T<sub>ISCKC\_CE</sub> in the timing report.

## Input/Output Delay Switching Characteristics

Table 26: Input/Output Delay Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>IDELAYCTRL</b>					
T <sub>DLYCCO_RDY</sub>	Reset to ready for IDELAYCTRL	3.22	3.22	3.22	μs
F <sub>IDELAYCTRL_REF</sub>	Attribute REFCLK frequency = 200.0 <sup>(1)</sup>	200	200	200	MHz
	Attribute REFCLK frequency = 300.0 <sup>(1)</sup>	300	300	N/A	MHz
IDELAYCTRL_REF_PRECISION	REFCLK precision	±10	±10	±10	MHz
T <sub>IDELAYCTRL_RPW</sub>	Minimum reset pulse width	52.00	52.00	52.00	ns
<b>IDELAY/ODELAY</b>					
T <sub>IDELAYRESOLUTION</sub>	IDELAY/ODELAY chain delay resolution	1/(32 x 2 x F <sub>REF</sub> )			ps
T <sub>IDELAYPAT_JIT</sub> and T <sub>ODELAYPAT_JIT</sub>	Pattern dependent period jitter in delay chain for clock pattern. <sup>(2)</sup>	0	0	0	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(3)</sup>	±5	±5	±5	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(4)</sup>	±9	±9	±9	ps per tap
T <sub>IDELAY_CLK_MAX</sub> /T <sub>ODELAY_CLK_MAX</sub>	Maximum frequency of CLK input to IDELAY/ODELAY	800	800	710	MHz
T <sub>IDCCK_CE</sub> / T <sub>IDCKC_CE</sub>	CE pin setup/hold with respect to C for IDELAY	0.11/0.10	0.14/0.12	0.18/0.14	ns
T <sub>ODCCK_CE</sub> / T <sub>ODCKC_CE</sub>	CE pin setup/hold with respect to C for ODELAY	0.14/0.03	0.16/0.04	0.19/0.05	ns
T <sub>IDCCK_INC</sub> / T <sub>IDCKC_INC</sub>	INC pin setup/hold with respect to C for IDELAY	0.10/0.14	0.12/0.16	0.14/0.20	ns
T <sub>ODCCK_INC</sub> / T <sub>ODCKC_INC</sub>	INC pin setup/hold with respect to C for ODELAY	0.10/0.07	0.12/0.08	0.13/0.09	ns
T <sub>IDCCK_RST</sub> / T <sub>IDCKC_RST</sub>	RST pin setup/hold with respect to C for IDELAY	0.13/0.08	0.14/0.10	0.16/0.12	ns
T <sub>ODCCK_RST</sub> / T <sub>ODCKC_RST</sub>	RST pin setup/hold with respect to C for ODELAY	0.16/0.04	0.19/0.06	0.24/0.08	ns
T <sub>IDDO_IDATAIN</sub>	Propagation delay through IDELAY	Note 5	Note 5	Note 5	ps
T <sub>ODDO_ODATAIN</sub>	Propagation delay through ODELAY	Note 5	Note 5	Note 5	ps

**Notes:**

1. Average tap delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH\_PERFORMANCE mode is set to TRUE.
4. When HIGH\_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY/ODELAY tap setting. See the timing report for actual values.

## CLB Switching Characteristics

Table 28: CLB Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Combinatorial Delays</b>					
T <sub>ILO</sub>	An – Dn LUT address to A	0.05	0.05	0.06	ns, Max
T <sub>ILO_2</sub>	An – Dn LUT address to AMUX/CMUX	0.15	0.16	0.19	ns, Max
T <sub>ILO_3</sub>	An – Dn LUT address to BMUX_A	0.24	0.25	0.30	ns, Max
T <sub>ITO</sub>	An – Dn inputs to A – D Q outputs	0.58	0.61	0.74	ns, Max
T <sub>AXA</sub>	AX inputs to AMUX output	0.38	0.40	0.49	ns, Max
T <sub>AXB</sub>	AX inputs to BMUX output	0.40	0.42	0.52	ns, Max
T <sub>AXC</sub>	AX inputs to CMUX output	0.39	0.41	0.50	ns, Max
T <sub>AXD</sub>	AX inputs to DMUX output	0.43	0.44	0.52	ns, Max
T <sub>BXB</sub>	BX inputs to BMUX output	0.31	0.33	0.40	ns, Max
T <sub>BXD</sub>	BX inputs to DMUX output	0.38	0.39	0.47	ns, Max
T <sub>CXC</sub>	CX inputs to CMUX output	0.27	0.28	0.34	ns, Max
T <sub>CXD</sub>	CX inputs to DMUX output	0.33	0.34	0.41	ns, Max
T <sub>DXD</sub>	DX inputs to DMUX output	0.32	0.33	0.40	ns, Max
<b>Sequential Delays</b>					
T <sub>CKO</sub>	Clock to AQ – DQ outputs	0.26	0.27	0.32	ns, Max
T <sub>SHCKO</sub>	Clock to AMUX – DMUX outputs	0.32	0.32	0.39	ns, Max
<b>Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK</b>					
T <sub>AS/T<sub>AH</sub></sub>	A <sub>N</sub> – D <sub>N</sub> input to CLK on A – D flip-flops	0.01/0.12	0.02/0.13	0.03/0.18	ns, Min
T <sub>DICK/T<sub>CKDI</sub></sub>	A <sub>X</sub> – D <sub>X</sub> input to CLK on A – D flip-flops	0.04/0.14	0.04/0.14	0.05/0.20	ns, Min
	A <sub>X</sub> – D <sub>X</sub> input through MUXs and/or carry logic to CLK on A – D flip-flops	0.36/0.10	0.37/0.11	0.46/0.16	ns, Min
T <sub>CECK_CLB/T<sub>CKCE_CLB</sub></sub>	CE input to CLK on A – D flip-flops	0.19/0.05	0.20/0.05	0.25/0.05	ns, Min
T <sub>SRCK/T<sub>CKSR</sub></sub>	SR input to CLK on A – D flip-flops	0.30/0.05	0.31/0.07	0.37/0.09	ns, Min
<b>Set/Reset</b>					
T <sub>SRMIN</sub>	SR input minimum pulse width	0.52	0.78	1.04	ns, Min
T <sub>RQ</sub>	Delay from SR input to AQ – DQ flip-flops	0.38	0.38	0.46	ns, Max
T <sub>CEO</sub>	Delay from CE input to AQ – DQ flip-flops	0.34	0.35	0.43	ns, Max
F <sub>TOG</sub>	Toggle frequency (for export control)	1818	1818	1818	MHz

Table 32: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
T <sub>DSPDO_A_P</sub>	A input to P output not using multiplier	1.30	1.48	1.76	ns
T <sub>DSPDO_C_P</sub>	C input to P output	1.13	1.30	1.55	ns
<b>Combinatorial Delays from Input Pins to Cascading Output Pins</b>					
T <sub>DSPDO_{A; B}_{ACOUT; BCOUT}</sub>	{A, B} input to {ACOUT, BCOUT} output	0.47	0.53	0.63	ns
T <sub>DSPDO_{A, B}_CARRYCASCOU_MULT</sub>	{A, B} input to CARRYCASCOU output using multiplier	3.44	3.94	4.69	ns
T <sub>DSPDO_D_CARRYCASCOU_MULT</sub>	D input to CARRYCASCOU output using multiplier	3.36	3.85	4.58	ns
T <sub>DSPDO_{A, B}_CARRYCASCOU</sub>	{A, B} input to CARRYCASCOU output not using multiplier	1.50	1.72	2.04	ns
T <sub>DSPDO_C_CARRYCASCOU</sub>	C input to CARRYCASCOU output	1.34	1.53	1.83	ns
<b>Combinatorial Delays from Cascading Input Pins to All Output Pins</b>					
T <sub>DSPDO_ACIN_P_MULT</sub>	ACIN input to P output using multiplier	3.09	3.55	4.24	ns
T <sub>DSPDO_ACIN_P</sub>	ACIN input to P output not using multiplier	1.16	1.33	1.59	ns
T <sub>DSPDO_ACIN_ACOUT</sub>	ACIN input to ACOUT output	0.32	0.37	0.45	ns
T <sub>DSPDO_ACIN_CARRYCASCOU_MULT</sub>	ACIN input to CARRYCASCOU output using multiplier	3.30	3.79	4.52	ns
T <sub>DSPDO_ACIN_CARRYCASCOU</sub>	ACIN input to CARRYCASCOU output not using multiplier	1.37	1.57	1.87	ns
T <sub>DSPDO_PCIN_P</sub>	PCIN input to P output	0.94	1.08	1.29	ns
T <sub>DSPDO_PCIN_CARRYCASCOU</sub>	PCIN input to CARRYCASCOU output	1.15	1.32	1.57	ns
<b>Clock to Outs from Output Register Clock to Output Pins</b>					
T <sub>DSPCKO_P_PREG</sub>	CLK PREG to P output	0.33	0.35	0.39	ns
T <sub>DSPCKO_CARRYCASCOU_PREG</sub>	CLK PREG to CARRYCASCOU output	0.44	0.50	0.59	ns
<b>Clock to Outs from Pipeline Register Clock to Output Pins</b>					
T <sub>DSPCKO_P_MREG</sub>	CLK MREG to P output	1.42	1.64	1.96	ns
T <sub>DSPCKO_CARRYCASCOU_MREG</sub>	CLK MREG to CARRYCASCOU output	1.63	1.87	2.24	ns
T <sub>DSPCKO_P_ADREG_MULT</sub>	CLK ADREG to P output using multiplier	2.30	2.63	3.13	ns
T <sub>DSPCKO_CARRYCASCOU_ADREG_MULT</sub>	CLK ADREG to CARRYCASCOU output using multiplier	2.51	2.87	3.41	ns
<b>Clock to Outs from Input Register Clock to Output Pins</b>					
T <sub>DSPCKO_P_AREG_MULT</sub>	CLK AREG to P output using multiplier	3.34	3.83	4.55	ns
T <sub>DSPCKO_P_BREG</sub>	CLK BREG to P output not using multiplier	1.39	1.59	1.88	ns
T <sub>DSPCKO_P_CREG</sub>	CLK CREG to P output not using multiplier	1.43	1.64	1.95	ns
T <sub>DSPCKO_P_DREG_MULT</sub>	CLK DREG to P output using multiplier	3.32	3.80	4.51	ns

## Clock Buffers and Networks

Table 33: Global Clock Switching Characteristics (Including BUFGCTRL)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
T <sub>BCCCK_CE</sub> /T <sub>BCCKC_CE</sub> <sup>(1)</sup>	CE pins setup/hold	0.12/0.30	0.14/0.38	0.26/0.38	ns
T <sub>BCCCK_S</sub> /T <sub>BCCKC_S</sub> <sup>(1)</sup>	S pins setup/hold	0.12/0.30	0.14/0.38	0.26/0.38	ns
T <sub>BCCKO_O</sub> <sup>(2)</sup>	BUFGCTRL delay from I0/I1 to O	0.08	0.10	0.12	ns
<b>Maximum Frequency</b>					
F <sub>MAX_BUFG</sub>	Global clock tree (BUFG)	741.00	710.00	625.00	MHz

**Notes:**

1. T<sub>BCCCK\_CE</sub> and T<sub>BCCKC\_CE</sub> must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2. T<sub>BGCKO\_O</sub> (BUFG delay from I0 to O) values are the same as T<sub>BCCKO\_O</sub> values.

Table 34: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
T <sub>BLOCKO_O</sub>	Clock to out delay from I to O	1.04	1.14	1.32	ns
<b>Maximum Frequency</b>					
F <sub>MAX_BUFIO</sub>	I/O clock tree (BUFIO)	800.00	800.00	710.00	MHz

Table 35: Regional Clock Buffer Switching Characteristics (BUFR)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
T <sub>BRCKO_O</sub>	Clock to out delay from I to O	0.60	0.65	0.77	ns
T <sub>BRCKO_O_BYP</sub>	Clock to out delay from I to O with Divide Bypass attribute set	0.30	0.32	0.38	ns
T <sub>BRDO_O</sub>	Propagation delay from CLR to O	0.71	0.75	0.96	ns
<b>Maximum Frequency</b>					
F <sub>MAX_BUFR</sub> <sup>(1)</sup>	Regional clock tree (BUFR)	600.00	540.00	450.00	MHz

**Notes:**

1. The maximum input frequency to the BUFR and BUFMR is the BUFIO F<sub>MAX</sub> frequency.

Table 36: Horizontal Clock Buffer Switching Characteristics (BUFH)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
T <sub>BHCKO_O</sub>	BUFH delay from I to O	0.10	0.11	0.13	ns
T <sub>BHCKC_CE</sub> /T <sub>BHKKC_CE</sub>	CE pin setup and hold	0.20/0.16	0.23/0.20	0.38/0.21	ns
<b>Maximum Frequency</b>					
F <sub>MAX_BUFH</sub>	Horizontal clock buffer (BUFH)	741.00	710.00	625.00	MHz

Table 38: MMCM Specification (Cont'd)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
MMCM_T_LOCKMAX	MMCM maximum Lock Time	100	100	100	μs
MMCM_F_OUTMAX	MMCM maximum output frequency	1066.00	933.00	800.00	MHz
MMCM_F_OUTMIN	MMCM minimum output frequency <sup>(5)(6)</sup>	4.69	4.69	4.69	MHz
MMCM_T_EXTFDVAR	External clock feedback variation	< 20% of clock input period or 1 ns Max			
MMCM_RST_MINPULSE	Minimum reset pulse width	5.00	5.00	5.00	ns
MMCM_F_PFDMAX	Maximum frequency at the phase frequency detector	550.00	500.00	450.00	MHz
MMCM_F_PFDMIN	Minimum frequency at the phase frequency detector	10.00	10.00	10.00	MHz
MMCM_T_FBDELAY	Maximum delay in the feedback path	3 ns Max or one CLKIN cycle			
<b>MMCM Switching Characteristics Setup and Hold</b>					
T_MMCM_DCK_PSEN/ T_MMCM_CKD_PSEN	Setup and hold of phase-shift enable	1.04/0.00	1.04/0.00	1.04/0.00	ns
T_MMCM_DCK_PSINCDEC/ T_MMCM_CKD_PSINCDEC	Setup and hold of phase-shift increment/decrement	1.04/0.00	1.04/0.00	1.04/0.00	ns
T_MMCM_CKO_PSDONE	Phase shift clock-to-out of PSDONE	0.59	0.68	0.81	ns
<b>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</b>					
T_MMCM_DCK_DADDR/ T_MMCM_CKD_DADDR	DADDR setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T_MMCM_DCK_DI/T_MMCM_CKD_DI	DI setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T_MMCM_DCK_DEN/T_MMCM_CKD_DEN	DEN setup/hold	1.76/0.00	1.97/0.00	2.29/0.00	ns, Min
T_MMCM_DCK_DWE/T_MMCM_CKD_DWE	DWE setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T_MMCM_CKO_DRDY	CLK to out of DRDY	0.65	0.72	0.99	ns, Max
F_DCK	DCLK frequency	200.00	200.00	200.00	MHz, Max

**Notes:**

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any MMCM outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as  $F_{VCO}/128$  assuming output duty cycle is 50%.
6. When CLKOUT4\_CASCADE = TRUE, MMCM\_F\_OUTMIN is 0.036 MHz.

Table 42: Clock-Capable Clock Input to Output Delay With MMCM

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> MMCM.						
TICKOFMMCMCC	Clock-capable clock input and OUTFF <i>with</i> MMCM	XC7V585T	1.07	1.07	1.07	ns
		XC7V2000T	N/A	0.82	0.82	ns
		XC7VX330T	1.01	1.01	1.01	ns
		XC7VX415T	1.07	1.07	1.07	ns
		XC7VX485T	0.91	0.91	0.91	ns
		XC7VX550T	0.97	0.97	0.97	ns
		XC7VX690T	1.07	1.07	1.07	ns
		XC7VX980T	N/A	0.96	0.96	ns
		XC7VX1140T	N/A	0.82	0.82	ns

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
2. MMCM output jitter is already included in the timing calculation.

Table 43: Clock-Capable Clock Input to Output Delay With PLL

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> PLL.						
TICKOFPLLCC	Clock-capable clock input and OUTFF <i>with</i> PLL	XC7V585T	0.96	0.96	0.96	ns
		XC7V2000T	N/A	0.71	0.71	ns
		XC7VX330T	0.90	0.90	0.90	ns
		XC7VX415T	0.96	0.96	0.96	ns
		XC7VX485T	0.80	0.80	0.80	ns
		XC7VX550T	0.86	0.86	0.86	ns
		XC7VX690T	0.96	0.96	0.96	ns
		XC7VX980T	N/A	0.85	0.85	ns
		XC7VX1140T	N/A	0.71	0.71	ns

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
2. PLL output jitter is already included in the timing calculation.

Table 44: Pin-to-Pin, Clock-to-Out using BUFI0

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> BUFI0.					
TICKOFCFS	Clock-to-out of I/O clock for HR I/O banks	4.93	5.52	6.20	ns
	Clock-to-out of I/O clock for HP I/O banks	4.85	5.44	6.11	ns

Table 47: Clock-Capable Clock Input Setup and Hold With PLL

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
Input Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard. <sup>(1)(2)</sup>						
$T_{PSPLLCC}/T_{PHPLLCC}$	No delay clock-capable clock input and IFF <sup>(3)</sup> with PLL	XC7V585T	3.07/-0.21	3.40/-0.21	3.72/-0.21	ns
		XC7V2000T	N/A	2.99/-0.35	3.27/-0.35	ns
		XC7VX330T	2.94/-0.26	3.26/-0.26	3.57/-0.26	ns
		XC7VX415T	3.09/-0.10	3.42/-0.10	3.75/-0.10	ns
		XC7VX485T	2.95/-0.26	3.26/-0.26	3.58/-0.26	ns
		XC7VX550T	3.08/-0.20	3.40/-0.20	3.74/-0.20	ns
		XC7VX690T	3.08/-0.10	3.40/-0.10	3.74/-0.10	ns
		XC7VX980T	N/A	3.39/-0.21	3.72/-0.21	ns
		XC7VX1140T	N/A	3.00/-0.35	3.27/-0.35	ns

**Notes:**

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
3. IFF = Input Flip-Flop or Latch
4. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 48: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIN

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIN for SSTL15 Standard.					
$T_{PSCS}/T_{PHCS}$	Setup/hold of I/O clock for HR I/O banks	-0.36/1.36	-0.36/1.50	-0.36/1.70	ns
	Setup/hold of I/O clock for HP I/O banks	-0.34/1.39	-0.34/1.53	-0.34/1.73	ns

Table 49: Sample Window

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
$T_{SAMP}$	Sampling error at receiver pins <sup>(1)</sup>	0.51	0.56	0.61	ns
$T_{SAMP\_BUFIN}$	Sampling error at receiver pins using BUFIN <sup>(2)</sup>	0.30	0.35	0.40	ns

**Notes:**

1. This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution
 These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIN clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Table 55: GTX Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
$F_{GCLK}$	Reference clock frequency range	-3 speed grade	60	—	700	MHz
		All other speed grades	60	—	670	MHz
$T_{RCLK}$	Reference clock rise time	20% – 80%	—	200	—	ps
$T_{FCLK}$	Reference clock fall time	80% – 20%	—	200	—	ps
$T_{DCREF}$	Reference clock duty cycle	Transceiver PLL only	40	50	60	%




Figure 3: Reference Clock Timing Parameters

Table 56: GTX Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
$T_{LOCK}$	Initial PLL lock		—	—	1	ms
$T_{DLOCK}$	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	—	50,000	$37 \times 10^6$	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.		—	50,000	$2.3 \times 10^6$	UI

Table 57: GTX Transceiver User Clock Switching Characteristics<sup>(1)(2)</sup>

Symbol	Description	Data Width Conditions		Speed Grade			Units
		Internal Logic	Interconnect Logic	-3/-2G <sup>(3)</sup>	-2/-2L <sup>(3)</sup>	-1 <sup>(4)</sup>	
F <sub>TXOUT</sub>	TXOUTCLK maximum frequency			412.500	412.500	312.500	MHz
F <sub>RXOUT</sub>	RXOUTCLK maximum frequency			412.500	412.500	312.500	MHz
F <sub>TXIN</sub>	TXUSRCLK maximum frequency	16-bit	16-bit and 32-bit	412.500	412.500	312.500	MHz
		32-bit	32-bit	390.625	322.266	250.000	MHz
F <sub>RXIN</sub>	RXUSRCLK maximum frequency	16-bit	16-bit and 32-bit	412.500	412.500	312.500	MHz
		32-bit	32-bit	390.625	322.266	250.000	MHz
F <sub>TXIN2</sub>	TXUSRCLK2 maximum frequency	16-bit	16-bit	412.500	412.500	312.500	MHz
		16-bit and 32-bit	32-bit	390.625	322.266	250.000	MHz
		64-bit	64-bit	195.313	161.133	125.000	MHz
F <sub>RXIN2</sub>	RXUSRCLK2 maximum frequency	16-bit	16-bit	412.500	412.500	312.500	MHz
		16-bit and 32-bit	32-bit	390.625	322.266	250.000	MHz
		64-bit	64-bit	195.313	161.133	125.000	MHz

**Notes:**

1. Clocking must be implemented as described in the 7 Series FPGAs GTX/GTH Transceiver User Guide ([UG476](#)).
2. These frequencies are not supported for all possible transceiver configurations.
3. For speed grades -3, -2, -2L, and -2G, a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
4. For speed grade -1, a 16-bit data path can only be used for speeds less than 5.0 Gb/s. For speed grade -1C with V<sub>CCINT</sub> = 0.9V, as described in the *Lowering Power using the Voltage Identification Bit* application note ([XAPP555](#)), a 16-bit data path can only be used for speeds less than 3.8 Gb/s.

Table 58: GTX Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTXTX</sub>	Serial data rate range		0.500	–	F <sub>GTXMAX</sub>	Gb/s
T <sub>RTX</sub>	TX rise time	20%–80%	–	40	–	ps
T <sub>FTX</sub>	TX fall time	80%–20%	–	40	–	ps
T <sub>LLSKEW</sub>	TX lane-to-lane skew <sup>(1)</sup>		–	–	500	ps
V <sub>TXOOBVDP</sub>	Electrical idle amplitude		–	–	15	mV
T <sub>TXOOBTRANSITION</sub>	Electrical idle transition time		–	–	140	ns
TJ <sub>12.5</sub>	Total jitter <sup>(2)(4)</sup>	12.5 Gb/s	–	–	0.28	UI
DJ <sub>12.5</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>11.18</sub>	Total jitter <sup>(2)(4)</sup>	11.18 Gb/s	–	–	0.28	UI
DJ <sub>11.18</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>10.3125</sub>	Total jitter <sup>(2)(4)</sup>	10.3125 Gb/s	–	–	0.28	UI
DJ <sub>10.3125</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>9.953</sub>	Total jitter <sup>(2)(4)</sup>	9.953 Gb/s	–	–	0.28	UI
DJ <sub>9.953</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>9.8</sub>	Total jitter <sup>(2)(4)</sup>	9.8 Gb/s	–	–	0.28	UI
DJ <sub>9.8</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>8.0</sub>	Total jitter <sup>(2)(4)</sup>	8.0 Gb/s	–	–	0.30	UI
DJ <sub>8.0</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.15	UI
TJ <sub>6.6_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	6.6 Gb/s	–	–	0.28	UI
DJ <sub>6.6_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI

Table 70: GTH Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
F <sub>GCLK</sub>	Reference clock frequency range		60	—	820	MHz
T <sub>RCLK</sub>	Reference clock rise time	20% – 80%	—	200	—	ps
T <sub>FCLK</sub>	Reference clock fall time	80% – 20%	—	200	—	ps
T <sub>DCREF</sub>	Reference clock duty cycle	Transceiver PLL only	40	50	60	%




Figure 6: Reference Clock Timing Parameters

Table 71: GTH Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T <sub>LOCK</sub>	Initial PLL lock		—	—	1	ms
T <sub>DLOCK</sub>	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	—	50,000	$37 \times 10^6$	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.		—	50,000	$2.3 \times 10^6$	UI

Table 72: GTH Transceiver User Clock Switching Characteristics<sup>(1)</sup>

Symbol	Description	Data Width Conditions		Speed Grade			Units
		Internal Logic	Interconnect Logic	-3E/-2GE <sup>(2)</sup>	-2(C&I)/-2LE <sup>(2)</sup>	-1(C&I) <sup>(3)</sup>	
F <sub>TXOUT</sub>	TXUSERCLKOUT maximum frequency			412.500	412.500	312.500	MHz
F <sub>RXOUT</sub>	RXUSERCLKOUT maximum frequency			412.500	412.500	312.500	MHz
F <sub>TXIN</sub>	TXUSERCLKIN maximum frequency	16-bit	16-bit and 32-bit	412.500	412.500	312.500	MHz
		32-bit	32-bit	409.375	353.125	265.625	MHz
F <sub>RXIN</sub>	RXUSERCLKIN maximum frequency	16-bit	16-bit and 32-bit	412.500	412.500	312.500	MHz
		32-bit	32-bit	409.375	353.125	265.625	MHz
F <sub>TXIN2</sub>	TXUSERCLKIN2 maximum frequency	16-bit	16-bit	412.500	412.500	312.500	MHz
		16-bit and 32-bit	32-bit	409.375	353.125	265.625	MHz
		64-bit	64-bit	204.688	176.563	132.813	MHz
F <sub>RXIN2</sub>	RXUSERCLKIN2 maximum frequency	16-bit	16-bit	412.500	412.500	312.500	MHz
		16-bit and 32-bit	32-bit	409.375	353.125	265.625	MHz
		64-bit	64-bit	204.688	176.563	132.813	MHz

**Notes:**

- Clocking must be implemented as described in the 7 Series FPGAs GTX/GTH Transceiver User Guide ([UG476](#)).
- For speed grades -3E, -2GE, -2C, -2L, and -2LE, a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
- For speed grade -1 (and when V<sub>CCINT</sub> = 0.9V), a 16-bit data path can only be used for speeds less than 5.0 Gb/s.

Table 73: GTH Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTHTX</sub>	Serial data rate range		0.500	—	F <sub>GTHMAX</sub>	Gb/s
T <sub>RTX</sub>	TX rise time	20%–80%	—	40	—	ps
T <sub>FTX</sub>	TX fall time	80%–20%	—	40	—	ps
T <sub>LLSKEW</sub>	TX lane-to-lane skew <sup>(1)</sup>		—	—	500	ps
V <sub>TXOOBVDP</sub>	Electrical idle amplitude		—	—	15	mV
T <sub>TXOOBTRANSITION</sub>	Electrical idle transition time		—	—	140	ns
TJ <sub>13.1</sub>	Total jitter <sup>(2)(4)</sup>	13.1 Gb/s	—	—	0.3	UI
DJ <sub>13.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>12.5</sub>	Total jitter <sup>(2)(4)</sup>	12.5 Gb/s	—	—	0.28	UI
DJ <sub>12.5</sub>	Deterministic jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>11.3</sub>	Total jitter <sup>(2)(4)</sup>	11.3 Gb/s	—	—	0.28	UI
DJ <sub>11.3</sub>	Deterministic jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>10.3125_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	10.3125 Gb/s	—	—	0.28	UI
DJ <sub>10.3125_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>10.3125_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	10.3125 Gb/s	—	—	0.33	UI
DJ <sub>10.3125_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.17	UI
TJ <sub>9.953</sub>	Total jitter <sup>(2)(4)</sup>	9.953 Gb/s	—	—	0.28	UI
DJ <sub>9.953</sub>	Deterministic jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>9.8</sub>	Total jitter <sup>(2)(4)</sup>	9.8 Gb/s	—	—	0.28	UI
DJ <sub>9.8</sub>	Deterministic jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>8.0_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	8.0 Gb/s	—	—	0.28	UI
DJ <sub>8.0_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		—	—	0.17	UI

Table 73: GTH Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
TJ <sub>8.0_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	8.0 Gb/s	—	—	0.32	UI
DJ <sub>8.0_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.17	UI
TJ <sub>6.6_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	6.6 Gb/s	—	—	0.28	UI
DJ <sub>6.6_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>6.6_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	6.6 Gb/s	—	—	0.30	UI
DJ <sub>6.6_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.15	UI
TJ <sub>5.0</sub>	Total jitter <sup>(3)(4)</sup>	5.0 Gb/s	—	—	0.30	UI
DJ <sub>5.0</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.15	UI
TJ <sub>4.25</sub>	Total jitter <sup>(3)(4)</sup>	4.25 Gb/s	—	—	0.30	UI
DJ <sub>4.25</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.15	UI
TJ <sub>3.75</sub>	Total jitter <sup>(3)(4)</sup>	3.75 Gb/s	—	—	0.30	UI
DJ <sub>3.75</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.15	UI
TJ <sub>3.20</sub>	Total jitter <sup>(3)(4)</sup>	3.20 Gb/s <sup>(5)</sup>	—	—	0.2	UI
DJ <sub>3.20</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.1	UI
TJ <sub>3.20L</sub>	Total jitter <sup>(3)(4)</sup>	3.20 Gb/s <sup>(6)</sup>	—	—	0.32	UI
DJ <sub>3.20L</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.16	UI
TJ <sub>2.5</sub>	Total jitter <sup>(3)(4)</sup>	2.5 Gb/s <sup>(7)</sup>	—	—	0.20	UI
DJ <sub>2.5</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.08	UI
TJ <sub>1.25</sub>	Total jitter <sup>(3)(4)</sup>	1.25 Gb/s <sup>(8)</sup>	—	—	0.15	UI
DJ <sub>1.25</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.06	UI
TJ <sub>500</sub>	Total jitter <sup>(3)(4)</sup>	500 Mb/s	—	—	0.1	UI
DJ <sub>500</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.03	UI

**Notes:**

1. Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTH Quads).
2. Using QPLL\_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. Using CPLL\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
4. All jitter values are based on a bit-error ratio of  $1e^{-12}$ .
5. CPLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
6. CPLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
7. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
8. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

Table 78: CEI-6G and CEI-11G Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Interface	Min	Max	Units
<b>CEI-6G Transmitter Jitter Generation</b>					
Total transmitter jitter <sup>(1)</sup>	4976–6375	CEI-6G-SR	–	0.3	UI
		CEI-6G-LR	–	0.3	UI
<b>CEI-6G Receiver High Frequency Jitter Tolerance</b>					
Total receiver jitter tolerance <sup>(1)</sup>	4976–6375	CEI-6G-SR	0.6	–	UI
		CEI-6G-LR	0.95	–	UI
<b>CEI-11G Transmitter Jitter Generation</b>					
Total transmitter jitter <sup>(2)</sup>	9950–11100	CEI-11G-SR	–	0.3	UI
		CEI-11G-LR/MR	–	0.3	UI
<b>CEI-11G Receiver High Frequency Jitter Tolerance</b>					
Total receiver jitter tolerance <sup>(2)</sup>	9950–11100	CEI-11G-SR	0.65	–	UI
		CEI-11G-MR	0.65	–	UI
		CEI-11G-LR	0.825	–	UI

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 79: SFP+ Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
<b>SFP+ Transmitter Jitter Generation</b>				
Total transmitter jitter	9830.40 <sup>(1)</sup>	–	0.28	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			
<b>SFP+ Receiver Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	9830.40 <sup>(1)</sup>	0.7	–	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			

**Notes:**

1. Line rated used for CPRI over SFP+ applications.

Table 80: CPRI Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
<b>CPRI Transmitter Jitter Generation</b>				
Total transmitter jitter	614.4	–	0.35	UI
	1228.8	–	0.35	UI
	2457.6	–	0.35	UI
	3072.0	–	0.35	UI
	4915.2	–	0.3	UI
	6144.0	–	0.3	UI
	9830.4	–	Note 1	UI
<b>CPRI Receiver Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	614.4	0.65	–	UI
	1228.8	0.65	–	UI
	2457.6	0.65	–	UI
	3072.0	0.65	–	UI
	4915.2	0.95	–	UI
	6144.0	0.95	–	UI
	9830.4	Note 1	–	UI

**Notes:**

- Tested per SFP+ specification, see [Table 79](#).

**Integrated Interface Block for PCI Express Designs Switching Characteristics**

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 81: Maximum Performance for PCI Express Designs

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
FPIPECLK	Pipe clock maximum frequency	250.00	250.00	250.00	MHz
FUSERCLK	User clock maximum frequency	500.00	500.00	250.00	MHz
FUSERCLK2	User clock 2 maximum frequency	250.00	250.00	250.00	MHz
FRPCLK	DRP clock maximum frequency	250.00	250.00	250.00	MHz

Table 82: XADC Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
<b>XADC Reference<sup>(5)</sup></b>						
External Reference	V <sub>REFP</sub>	Externally supplied reference voltage	1.20	1.25	1.30	V
On-Chip Reference		Ground V <sub>REFP</sub> pin to AGND, T <sub>j</sub> = -40°C to 100°C	1.2375	1.25	1.2625	V

**Notes:**

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for new BitGen option XADCEnhancedLinearity = ON.
- For a detailed description, see the ADC chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* ([UG480](#)).
- For a detailed description, see the Timing chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* ([UG480](#)).
- Any variation in the reference voltage from the nominal V<sub>REFP</sub> = 1.25V and V<sub>REFN</sub> = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratio metric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.

## Configuration Switching Characteristics

Table 83: Configuration Switching Characteristics

Symbol	Description	Virtex-7 T and XT Devices	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
<b>Power-up Timing Characteristics</b>						
T <sub>PL</sub> <sup>(1)</sup>	Program latency		5	5	5	ms, Max
T <sub>POR</sub> <sup>(1)</sup>	Power-on reset (50ms ramp rate time)	10/50	10/50	10/50	ms, Min/Max	
	Power-on reset (1ms ramp rate time)	10/35	10/35	10/35	ms, Min/Max	
T <sub>PROGRAM</sub>	Program pulse width	250	250	250	ns, Min	
<b>CCLK Output (Master Mode)</b>						
T <sub>ICCK</sub>	Master CCLK output delay	150	150	150	ns, Min	
T <sub>MCCKL</sub>	Master CCLK clock Low time duty cycle	40/60	40/60	40/60	%, Min/Max	
T <sub>MCCKH</sub>	Master CCLK clock High time duty cycle	40/60	40/60	40/60	%, Min/Max	
F <sub>MCCK</sub>	Master CCLK frequency	100	100	100	MHz, Max	
	Master CCLK frequency for AES encrypted x16	50	50	50	MHz, Max	
F <sub>MCCK_START</sub>	Master CCLK frequency at start of configuration	3	3	3	MHz, Typ	
F <sub>MCCKTOL</sub>	Frequency tolerance, master mode with respect to nominal CCLK.	±50	±50	±50	%, Max	
<b>CCLK Input (Slave Modes)</b>						
T <sub>SCCKL</sub>	Slave CCLK clock minimum Low time	2.5	2.5	2.5	ns, Min	
T <sub>SCCKH</sub>	Slave CCLK clock minimum High time	2.5	2.5	2.5	ns, Min	
F <sub>SCCK</sub>	Slave CCLK frequency	100	100	100	MHz, Max	
<b>EMCCLK Input (Master Mode)</b>						
T <sub>EMCCKL</sub>	External master CCLK Low time	2.5	2.5	2.5	ns, Min	
T <sub>EMCCKH</sub>	External master CCLK High time	2.5	2.5	2.5	ns, Min	
F <sub>EMCCK</sub>	External master CCLK frequency	100	100	100	MHz, Max	
<b>Internal Configuration Access Port</b>						
F <sub>ICAPCK</sub>	Internal configuration access port (ICAPE2)	100.00	100.00	100.00	MHz, Max	