



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                               |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                        |
| Number of LABs/CLBs            | 32200                                                                                                                                         |
| Number of Logic Elements/Cells | 412160                                                                                                                                        |
| Total RAM Bits                 | 32440320                                                                                                                                      |
| Number of I/O                  | 350                                                                                                                                           |
| Number of Gates                | -                                                                                                                                             |
| Voltage - Supply               | 0.97V ~ 1.03V                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                 |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                            |
| Package / Case                 | 1156-BBGA, FCBGA                                                                                                                              |
| Supplier Device Package        | 1158-FCBGA (35x35)                                                                                                                            |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc7vx415t-2ffg1158i">https://www.e-xfl.com/product-detail/xilinx/xc7vx415t-2ffg1158i</a> |

## DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 9: SelectIO DC Input and Output Levels<sup>(1)(2)</sup>

| I/O Standard           | $V_{IL}$ |                   | $V_{IH}$          |                   | $V_{OL}$            | $V_{OH}$            | $I_{OL}$ | $I_{OH}$ |
|------------------------|----------|-------------------|-------------------|-------------------|---------------------|---------------------|----------|----------|
|                        | V, Min   | V, Max            | V, Min            | V, Max            | V, Max              | V, Min              | mA       | mA       |
| HSTL_I                 | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 8        | -8       |
| HSTL_I_12              | -0.300   | $V_{REF} - 0.080$ | $V_{REF} + 0.080$ | $V_{CCO} + 0.300$ | 25% $V_{CCO}$       | 75% $V_{CCO}$       | 6.3      | -6.3     |
| HSTL_I_18              | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 8        | -8       |
| HSTL_II                | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 16       | -16      |
| HSTL_II_18             | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 16       | -16      |
| HSUL_12                | -0.300   | $V_{REF} - 0.130$ | $V_{REF} + 0.130$ | $V_{CCO} + 0.300$ | 20% $V_{CCO}$       | 80% $V_{CCO}$       | 0.1      | -0.1     |
| LVC MOS12              | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | Note 3   | Note 3   |
| LVC MOS15,<br>LVDCI_15 | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 25% $V_{CCO}$       | 75% $V_{CCO}$       | Note 4   | Note 4   |
| LVC MOS18,<br>LVDCI_18 | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.450               | $V_{CCO} - 0.450$   | Note 5   | Note 5   |
| LVC MOS25              | -0.300   | 0.700             | 1.700             | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | Note 6   | Note 6   |
| LVC MOS33              | -0.300   | 0.800             | 2.000             | 3.450             | 0.400               | $V_{CCO} - 0.400$   | Note 6   | Note 6   |
| LV TTL                 | -0.300   | 0.800             | 2.000             | 3.450             | 0.400               | 2.400               | Note 7   | Note 7   |
| MOBILE_DDR             | -0.300   | 20% $V_{CCO}$     | 80% $V_{CCO}$     | $V_{CCO} + 0.300$ | 10% $V_{CCO}$       | 90% $V_{CCO}$       | 0.1      | -0.1     |
| PCI33_3                | -0.400   | 30% $V_{CCO}$     | 50% $V_{CCO}$     | $V_{CCO} + 0.500$ | 10% $V_{CCO}$       | 90% $V_{CCO}$       | 1.5      | -0.5     |
| SSTL12                 | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 14.25    | -14.25   |
| SSTL135                | -0.300   | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 13.0     | -13.0    |
| SSTL135_R              | -0.300   | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 8.9      | -8.9     |
| SSTL15                 | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 13.0     | -13.0    |
| SSTL15_R               | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 8.9      | -8.9     |
| SSTL18_I               | -0.300   | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.470$ | $V_{CCO}/2 + 0.470$ | 8        | -8       |
| SSTL18_II              | -0.300   | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.600$ | $V_{CCO}/2 + 0.600$ | 13.4     | -13.4    |

### Notes:

1. Tested according to relevant specifications.
2. 3.3V and 2.5V standards are only supported in 3.3V I/O banks.
3. Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks and 4, 8, or 12 mA in HR I/O banks.
4. Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, or 16 mA in HR I/O banks.
5. Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, 16, or 24 mA in HR I/O banks.
6. Supported drive strengths of 4, 8, 12, or 16 mA
7. Supported drive strengths of 4, 8, 12, 16, or 24 mA
8. For detailed interface specific DC voltage levels, see the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)).

## AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the ISE® Design Suite 14.5 and Vivado® Design Suite 2013.1 as outlined in [Table 14](#).

Table 14: Virtex-7 T and XT FPGA Speed Specification Version By Device/Speed Grade

| Version In: |               | Typical V <sub>CCINT</sub> | Device                                                |
|-------------|---------------|----------------------------|-------------------------------------------------------|
| ISE 14.5    | Vivado 2013.1 | (Table 2)                  |                                                       |
| 1.09        | 1.09          | 1.0V                       | XC7V585T, XC7VX485T                                   |
| N/A         | 1.08          | 1.0V                       | XC7V2000T                                             |
| 1.08        | 1.08          | 1.0V                       | XC7VX330T, XC7VX415T, XC7VX550T, XC7VX690T, XC7VX980T |
| N/A         | 1.08          | 1.0V                       | XC7VX1140T                                            |

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

## Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-7 T and XT FPGAs.

## Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Virtex-7 T and XT devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [AC Switching Characteristics, page 12](#). In each table, the I/O bank type is either High Performance (HP) or High Range (HR).

Table 17: Networking Applications Interface Performances

| Description                                                | I/O Bank Type | Speed Grade |            |      | Units |
|------------------------------------------------------------|---------------|-------------|------------|------|-------|
|                                                            |               | -3          | -2/-2L/-2G | -1   |       |
| SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)  | HR            | 710         | 710        | 625  | Mb/s  |
|                                                            | HP            | 710         | 710        | 625  | Mb/s  |
| DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14) | HR            | 1250        | 1250       | 950  | Mb/s  |
|                                                            | HP            | 1600        | 1400       | 1250 | Mb/s  |
| SDR LVDS receiver (SFI-4.1) <sup>(1)</sup>                 | HR            | 710         | 710        | 625  | Mb/s  |
|                                                            | HP            | 710         | 710        | 625  | Mb/s  |
| DDR LVDS receiver (SPI-4.2) <sup>(1)</sup>                 | HR            | 1250        | 1250       | 950  | Mb/s  |
|                                                            | HP            | 1600        | 1400       | 1250 | Mb/s  |

### Notes:

1. LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

Table 18: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface Generator<sup>(1)(2)</sup>

| Memory Standard        | I/O Bank Type | V <sub>CCAUX_IO</sub> | Speed Grade |            |      | Units |
|------------------------|---------------|-----------------------|-------------|------------|------|-------|
|                        |               |                       | -3          | -2/-2L/-2G | -1   |       |
| 4:1 Memory Controllers |               |                       |             |            |      |       |
| DDR3                   | HP            | 2.0V                  | 1866        | 1866       | 1600 | Mb/s  |
|                        | HP            | 1.8V                  | 1600        | 1333       | 1066 | Mb/s  |
|                        | HR            | N/A                   | 1066        | 1066       | 800  | Mb/s  |
| DDR3L                  | HP            | 2.0V                  | 1600        | 1600       | 1333 | Mb/s  |
|                        | HP            | 1.8V                  | 1333        | 1066       | 800  | Mb/s  |
|                        | HR            | N/A                   | 800         | 800        | 667  | Mb/s  |
| DDR2                   | HP            | 2.0V                  | 800         | 800        | 800  | Mb/s  |
|                        | HP            | 1.8V                  | 800         | 800        | 800  | Mb/s  |
|                        | HR            | N/A                   | 800         | 800        | 800  | Mb/s  |
| RLDRAM III             | HP            | 2.0V                  | 800         | 667        | 667  | MHz   |
|                        | HP            | 1.8V                  | 550         | 500        | 450  | MHz   |
|                        | HR            | N/A                   | N/A         |            |      |       |
| 2:1 Memory Controllers |               |                       |             |            |      |       |
| DDR3                   | HP            | 2.0V                  | 1066        | 1066       | 800  | Mb/s  |
|                        | HP            | 1.8V                  | 1066        | 1066       | 800  | Mb/s  |
|                        | HR            | N/A                   | 1066        | 1066       | 800  | Mb/s  |
| DDR3L                  | HP            | 2.0V                  | 1066        | 1066       | 800  | Mb/s  |
|                        | HP            | 1.8V                  | 1066        | 1066       | 800  | Mb/s  |
|                        | HR            | N/A                   | 800         | 800        | 667  | Mb/s  |
| DDR2                   | HP            | 2.0V                  | 800         | 800        | 800  | Mb/s  |
|                        | HP            | 1.8V                  |             |            |      |       |
|                        | HR            | N/A                   |             |            |      |       |
| QDR II+ <sup>(3)</sup> | HP            | 2.0V                  | 550         | 500        | 450  | MHz   |
|                        | HP            | 1.8V                  |             |            |      |       |
|                        | HR            | N/A                   | 500         | 450        | 400  | MHz   |
| RLDRAM II              | HP            | 2.0V                  | 533         | 500        | 450  | MHz   |
|                        | HP            | 1.8V                  |             |            |      |       |
|                        | HR            | N/A                   |             |            |      |       |
| LPDDR2                 | HP            | 2.0V                  | 667         | 667        | 667  | Mb/s  |
|                        | HP            | 1.8V                  | 667         | 667        | 667  | Mb/s  |
|                        | HR            | N/A                   | 667         | 667        | 667  | Mb/s  |

**Notes:**

1. V<sub>REF</sub> tracking is required. For more information, see the *7 Series FPGAs Memory Interface Solutions User Guide* ([UG586](#)).
2. When using the internal V<sub>REF</sub> the maximum data rate is 800 Mb/s (400 MHz).
3. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

## IOB Pad Input/Output/3-State

**Table 19** (3.3V high-range IOB (HR)) and **Table 20** (1.8V high-performance IOB (HP)) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- $T_{IOPI}$  is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- $T_{IOOP}$  is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- $T_{IOTP}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HP I/O banks, the internal DCI termination turn-on time is always faster than  $T_{IOTP}$  when the DCITERMDISABLE pin is used. In HR I/O banks, the IN\_TERM termination turn-on time is always faster than  $T_{IOTP}$  when the INTERMDISABLE pin is used.

**Table 19: 3.3V IOB High Range (HR) Switching Characteristics**

| I/O Standard                            | T <sub>IOPI</sub> |            |      | T <sub>IOOP</sub> |            |      | T <sub>IOTP</sub> |            |      | Units |
|-----------------------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|
|                                         | Speed Grade       |            |      | Speed Grade       |            |      | Speed Grade       |            |      |       |
|                                         | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   |       |
| LVTTTL_S4                               | 1.31              | 1.42       | 1.64 | 3.77              | 3.90       | 4.00 | 4.53              | 4.76       | 4.99 | ns    |
| LVTTTL_S8                               | 1.31              | 1.42       | 1.64 | 3.50              | 3.64       | 3.73 | 4.26              | 4.50       | 4.72 | ns    |
| LVTTTL_S12                              | 1.31              | 1.42       | 1.64 | 3.49              | 3.62       | 3.72 | 4.25              | 4.48       | 4.71 | ns    |
| LVTTTL_S16                              | 1.31              | 1.42       | 1.64 | 3.03              | 3.17       | 3.26 | 3.79              | 4.03       | 4.25 | ns    |
| LVTTTL_S24                              | 1.31              | 1.42       | 1.64 | 3.25              | 3.39       | 3.48 | 4.01              | 4.25       | 4.47 | ns    |
| LVTTTL_F4                               | 1.31              | 1.42       | 1.64 | 3.22              | 3.36       | 3.45 | 3.98              | 4.22       | 4.44 | ns    |
| LVTTTL_F8                               | 1.31              | 1.42       | 1.64 | 2.71              | 2.84       | 2.93 | 3.47              | 3.70       | 3.92 | ns    |
| LVTTTL_F12                              | 1.31              | 1.42       | 1.64 | 2.69              | 2.82       | 2.92 | 3.45              | 3.68       | 3.91 | ns    |
| LVTTTL_F16                              | 1.31              | 1.42       | 1.64 | 2.57              | 2.85       | 3.15 | 3.33              | 3.71       | 4.14 | ns    |
| LVTTTL_F24                              | 1.31              | 1.42       | 1.64 | 2.41              | 2.64       | 2.89 | 3.17              | 3.50       | 3.88 | ns    |
| LVDS_25 <sup>(1)</sup>                  | 0.64              | 0.68       | 0.80 | 1.36              | 1.47       | 1.55 | 2.12              | 2.33       | 2.54 | ns    |
| MINI_LVDS_25                            | 0.68              | 0.70       | 0.79 | 1.36              | 1.47       | 1.55 | 2.12              | 2.33       | 2.54 | ns    |
| BLVDS_25 <sup>(1)</sup>                 | 0.65              | 0.69       | 0.80 | 1.83              | 2.02       | 2.20 | 2.59              | 2.88       | 3.19 | ns    |
| RSDS_25 (point to point) <sup>(1)</sup> | 0.63              | 0.68       | 0.79 | 1.36              | 1.48       | 1.55 | 2.12              | 2.34       | 2.54 | ns    |
| PPDS_25 <sup>(1)</sup>                  | 0.65              | 0.69       | 0.80 | 1.36              | 1.49       | 1.58 | 2.12              | 2.35       | 2.57 | ns    |
| TMDS_33 <sup>(1)</sup>                  | 0.72              | 0.76       | 0.86 | 1.43              | 1.54       | 1.60 | 2.19              | 2.40       | 2.59 | ns    |
| PCI33_3 <sup>(1)</sup>                  | 1.28              | 1.41       | 1.65 | 2.71              | 3.08       | 3.52 | 3.47              | 3.94       | 4.51 | ns    |
| HSUL_12                                 | 0.63              | 0.64       | 0.71 | 1.77              | 1.90       | 2.00 | 2.53              | 2.76       | 2.99 | ns    |
| DIFF_HSUL_12                            | 0.58              | 0.61       | 0.70 | 1.55              | 1.68       | 1.78 | 2.31              | 2.54       | 2.77 | ns    |
| HSTL_I_S                                | 0.61              | 0.64       | 0.73 | 1.55              | 1.69       | 1.80 | 2.31              | 2.55       | 2.79 | ns    |
| HSTL_II_S                               | 0.61              | 0.64       | 0.73 | 1.21              | 1.34       | 1.43 | 1.97              | 2.20       | 2.42 | ns    |
| HSTL_I_18_S                             | 0.64              | 0.67       | 0.76 | 1.28              | 1.39       | 1.45 | 2.04              | 2.25       | 2.44 | ns    |
| HSTL_II_18_S                            | 0.64              | 0.67       | 0.76 | 1.18              | 1.31       | 1.40 | 1.94              | 2.17       | 2.39 | ns    |
| DIFF_HSTL_I_S                           | 0.63              | 0.67       | 0.77 | 1.42              | 1.54       | 1.61 | 2.18              | 2.40       | 2.60 | ns    |
| DIFF_HSTL_II_S                          | 0.63              | 0.67       | 0.77 | 1.15              | 1.24       | 1.27 | 1.91              | 2.10       | 2.26 | ns    |
| DIFF_HSTL_I_18_S                        | 0.65              | 0.69       | 0.78 | 1.27              | 1.38       | 1.43 | 2.03              | 2.24       | 2.42 | ns    |
| DIFF_HSTL_II_18_S                       | 0.65              | 0.69       | 0.78 | 1.14              | 1.23       | 1.26 | 1.90              | 2.09       | 2.25 | ns    |
| HSTL_I_F                                | 0.61              | 0.64       | 0.73 | 1.10              | 1.19       | 1.23 | 1.86              | 2.05       | 2.22 | ns    |

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standard           | T <sub>IOPI</sub> |            |      | T <sub>IOOP</sub> |            |      | T <sub>IOTP</sub> |            |      | Units |
|------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|
|                        | Speed Grade       |            |      | Speed Grade       |            |      | Speed Grade       |            |      |       |
|                        | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   |       |
| SSTL15_F               | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| SSTL15_DCI_F           | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| SSTL15_T_DCI_F         | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| SSTL135_F              | 0.69              | 0.72       | 0.82 | 0.88              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| SSTL135_DCI_F          | 0.69              | 0.72       | 0.82 | 0.89              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| SSTL135_T_DCI_F        | 0.69              | 0.72       | 0.82 | 0.89              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| SSTL12_F               | 0.69              | 0.72       | 0.82 | 0.88              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| SSTL12_DCI_F           | 0.69              | 0.72       | 0.82 | 0.91              | 1.03       | 1.11 | 1.54              | 1.79       | 1.93 | ns    |
| SSTL12_T_DCI_F         | 0.69              | 0.72       | 0.82 | 0.91              | 1.03       | 1.11 | 1.54              | 1.79       | 1.93 | ns    |
| DIFF_SSTL18_I_F        | 0.75              | 0.79       | 0.92 | 0.94              | 1.06       | 1.15 | 1.58              | 1.82       | 1.97 | ns    |
| DIFF_SSTL18_II_F       | 0.75              | 0.79       | 0.92 | 0.97              | 1.09       | 1.16 | 1.61              | 1.84       | 1.99 | ns    |
| DIFF_SSTL18_I_DCI_F    | 0.75              | 0.79       | 0.92 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |
| DIFF_SSTL18_II_DCI_F   | 0.75              | 0.79       | 0.92 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |
| DIFF_SSTL18_II_T_DCI_F | 0.75              | 0.79       | 0.92 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |
| DIFF_SSTL15_F          | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| DIFF_SSTL15_DCI_F      | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| DIFF_SSTL15_T_DCI_F    | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| DIFF_SSTL135_F         | 0.69              | 0.72       | 0.82 | 0.88              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| DIFF_SSTL135_DCI_F     | 0.69              | 0.72       | 0.82 | 0.89              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| DIFF_SSTL135_T_DCI_F   | 0.69              | 0.72       | 0.82 | 0.89              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| DIFF_SSTL12_F          | 0.69              | 0.72       | 0.82 | 0.88              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| DIFF_SSTL12_DCI_F      | 0.69              | 0.72       | 0.82 | 0.91              | 1.03       | 1.11 | 1.54              | 1.79       | 1.93 | ns    |
| DIFF_SSTL12_T_DCI_F    | 0.69              | 0.72       | 0.82 | 0.91              | 1.03       | 1.11 | 1.54              | 1.79       | 1.93 | ns    |

**Notes:**

1. This I/O standard is only available in the 1.8V high-performance (HP) banks.

Table 21 specifies the values of T<sub>IOTPHZ</sub> and T<sub>IOIBUFDISABLE</sub>. T<sub>IOTPHZ</sub> is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T<sub>IOIBUFDISABLE</sub> is described as the IOB delay from IBUFDISABLE to O output. In HP I/O banks, the internal DCI termination turn-off time is always faster than T<sub>IOTPHZ</sub> when the DCITERMDISABLE pin is used. In HR I/O banks, the internal IN\_TERM termination turn-off time is always faster than T<sub>IOTPHZ</sub> when the INTERMDISABLE pin is used.

Table 21: IOB 3-state Output Switching Characteristics

| Symbol                        | Description                                                     | Speed Grade |            |      | Units |
|-------------------------------|-----------------------------------------------------------------|-------------|------------|------|-------|
|                               |                                                                 | -3          | -2/-2L/-2G | -1   |       |
| T <sub>IOTPHZ</sub>           | T input to pad high-impedance                                   | 0.76        | 0.86       | 0.99 | ns    |
| T <sub>IOIBUFDISABLE_HR</sub> | IBUF turn-on time from IBUFDISABLE to O output for HR I/O banks | 1.72        | 1.89       | 2.14 | ns    |
| T <sub>IOIBUFDISABLE_HP</sub> | IBUF turn-on time from IBUFDISABLE to O output for HP I/O banks | 1.31        | 1.46       | 1.76 | ns    |

## Output Serializer/Deserializer Switching Characteristics

Table 25: OSERDES Switching Characteristics

| Symbol                                                      | Description                                   | Speed Grade |            |            | Units |
|-------------------------------------------------------------|-----------------------------------------------|-------------|------------|------------|-------|
|                                                             |                                               | -3          | -2/-2L/-2G | -1         |       |
| Setup/Hold                                                  |                                               |             |            |            |       |
| T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>                  | D input setup/hold with respect to CLKDIV     | 0.37/0.02   | 0.40/0.02  | 0.55/0.02  | ns    |
| T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>   | T input setup/hold with respect to CLK        | 0.49/−0.15  | 0.56/−0.15 | 0.68/−0.15 | ns    |
| T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup> | T input setup/hold with respect to CLKDIV     | 0.27/−0.15  | 0.30/−0.15 | 0.34/−0.15 | ns    |
| T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>              | OCE input setup/hold with respect to CLK      | 0.28/0.03   | 0.29/0.03  | 0.45/0.03  | ns    |
| T <sub>OSCCK_S</sub>                                        | SR (Reset) input setup with respect to CLKDIV | 0.41        | 0.46       | 0.75       | ns    |
| T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>              | TCE input setup/hold with respect to CLK      | 0.28/0.01   | 0.30/0.01  | 0.45/0.01  | ns    |
| Sequential Delays                                           |                                               |             |            |            |       |
| T <sub>OSCKO_OQ</sub>                                       | Clock to out from CLK to OQ                   | 0.35        | 0.37       | 0.42       | ns    |
| T <sub>OSCKO_TQ</sub>                                       | Clock to out from CLK to TQ                   | 0.41        | 0.43       | 0.49       | ns    |
| Combinatorial                                               |                                               |             |            |            |       |
| T <sub>OSDO_TTQ</sub>                                       | T input to TQ Out                             | 0.73        | 0.81       | 0.97       | ns    |

### Notes:

- $T_{OSDCK\_T2}$  and  $T_{OSCKD\_T2}$  are reported as  $T_{OSDCK\_T}/T_{OSCKD\_T}$  in the timing report.

Table 27: IO\_FIFO Switching Characteristics

| Symbol                                             | Description            | Speed Grade |            |            | Units |
|----------------------------------------------------|------------------------|-------------|------------|------------|-------|
|                                                    |                        | -3          | -2/-2L/-2G | -1         |       |
| IO_FIFO Clock to Out Delays                        |                        |             |            |            |       |
| T <sub>OFFCKO_DO</sub>                             | RDCLK to Q outputs     | 0.51        | 0.56       | 0.63       | ns    |
| T <sub>CKO_FLAGS</sub>                             | Clock to IO_FIFO flags | 0.59        | 0.62       | 0.81       | ns    |
| Setup/Hold                                         |                        |             |            |            |       |
| T <sub>CCK_D</sub> /T <sub>CKC_D</sub>             | D inputs to WRCLK      | 0.43/−0.01  | 0.47/−0.01 | 0.53/−0.01 | ns    |
| T <sub>IFFCKC_WREN</sub> /T <sub>IFFCKC_WREN</sub> | WREN to WRCLK          | 0.39/−0.01  | 0.43/−0.01 | 0.50/−0.01 | ns    |
| T <sub>OFFCKC_RDEN</sub> /T <sub>OFFCKC_RDEN</sub> | RDEN to RDCLK          | 0.49/0.01   | 0.53/0.02  | 0.61/0.02  | ns    |
| Minimum Pulse Width                                |                        |             |            |            |       |
| T <sub>PWH_IO_FIFO</sub>                           | RESET, RDCLK, WRCLK    | 0.81        | 0.92       | 1.08       | ns    |
| T <sub>PWL_IO_FIFO</sub>                           | RESET, RDCLK, WRCLK    | 0.81        | 0.92       | 1.08       | ns    |
| Maximum Frequency                                  |                        |             |            |            |       |
| F <sub>MAX</sub>                                   | RDCLK and WRCLK        | 533.05      | 470.37     | 400.00     | MHz   |

## PLL Switching Characteristics

Table 39: PLL Specification

| Symbol                                                           | Description                                           | Speed Grade                             |            |           | Units    |
|------------------------------------------------------------------|-------------------------------------------------------|-----------------------------------------|------------|-----------|----------|
|                                                                  |                                                       | -3                                      | -2/-2L/-2G | -1        |          |
| PLL_F <sub>INMAX</sub>                                           | Maximum input clock frequency                         | 1066.00                                 | 933.00     | 800.00    | MHz      |
| PLL_F <sub>INMIN</sub>                                           | Minimum input clock frequency                         | 19.00                                   | 19.00      | 19.00     | MHz      |
| PLL_F <sub>INJITTER</sub>                                        | Maximum input clock period jitter                     | < 20% of clock input period or 1 ns Max |            |           |          |
| PLL_F <sub>INDUTY</sub>                                          | Allowable input duty cycle: 19—49 MHz                 | 25                                      | 25         | 25        | %        |
|                                                                  | Allowable input duty cycle: 50—199 MHz                | 30                                      | 30         | 30        | %        |
|                                                                  | Allowable input duty cycle: 200—399 MHz               | 35                                      | 35         | 35        | %        |
|                                                                  | Allowable input duty cycle: 400—499 MHz               | 40                                      | 40         | 40        | %        |
|                                                                  | Allowable input duty cycle: >500 MHz                  | 45                                      | 45         | 45        | %        |
| PLL_F <sub>VCOMIN</sub>                                          | Minimum PLL VCO frequency                             | 800.00                                  | 800.00     | 800.00    | MHz      |
| PLL_F <sub>VCOMAX</sub>                                          | Maximum PLL VCO frequency                             | 2133.00                                 | 1866.00    | 1600.00   | MHz      |
| PLL_F <sub>BANDWIDTH</sub>                                       | Low PLL bandwidth at typical <sup>(1)</sup>           | 1.00                                    | 1.00       | 1.00      | MHz      |
|                                                                  | High PLL bandwidth at typical <sup>(1)</sup>          | 4.00                                    | 4.00       | 4.00      | MHz      |
| PLL_T <sub>STATPHAOFFSET</sub>                                   | Static phase offset of the PLL outputs <sup>(2)</sup> | 0.12                                    | 0.12       | 0.12      | ns       |
| PLL_T <sub>OUTJITTER</sub>                                       | PLL output jitter                                     | Note 3                                  |            |           |          |
| PLL_T <sub>OUTDUTY</sub>                                         | PLL output clock duty cycle precision <sup>(4)</sup>  | 0.20                                    | 0.20       | 0.20      | ns       |
| PLL_T <sub>LOCKMAX</sub>                                         | PLL maximum lock time                                 | 100                                     | 100        | 100       | μs       |
| PLL_F <sub>OUTMAX</sub>                                          | PLL maximum output frequency                          | 1066.00                                 | 933.00     | 800.00    | MHz      |
| PLL_F <sub>OUTMIN</sub>                                          | PLL minimum output frequency <sup>(5)</sup>           | 6.25                                    | 6.25       | 6.25      | MHz      |
| PLL_T <sub>EXTFDVAR</sub>                                        | External clock feedback variation                     | < 20% of clock input period or 1 ns Max |            |           |          |
| PLL_RST <sub>MINPULSE</sub>                                      | Minimum reset pulse width                             | 5.00                                    | 5.00       | 5.00      | ns       |
| PLL_F <sub>PFDMAX</sub>                                          | Maximum frequency at the phase frequency detector     | 550.00                                  | 500.00     | 450.00    | MHz      |
| PLL_F <sub>PFDMIN</sub>                                          | Minimum frequency at the phase frequency detector     | 19.00                                   | 19.00      | 19.00     | MHz      |
| PLL_T <sub>FBDELAY</sub>                                         | Maximum delay in the feedback path                    | 3 ns Max or one CLKIN cycle             |            |           |          |
| Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK |                                                       |                                         |            |           |          |
| T <sub>PLLDCK_DADDR</sub> /T <sub>PLLCKD_DADDR</sub>             | DADDR setup/hold                                      | 1.25/0.15                               | 1.40/0.15  | 1.63/0.15 | ns, Min  |
| T <sub>PLLDCK_DI</sub> /T <sub>PLLCKD_DI</sub>                   | DI setup/hold                                         | 1.25/0.15                               | 1.40/0.15  | 1.63/0.15 | ns, Min  |
| T <sub>PLLDCK_DEN</sub> /T <sub>PLLCKD_DEN</sub>                 | DEN setup/hold                                        | 1.76/0.00                               | 1.97/0.00  | 2.29/0.00 | ns, Min  |
| T <sub>PLLDCK_DWE</sub> /T <sub>PLLCKD_DWE</sub>                 | DWE setup/hold                                        | 1.25/0.15                               | 1.40/0.15  | 1.63/0.15 | ns, Min  |
| T <sub>PLLCKO_DRDY</sub>                                         | CLK to out of DRDY                                    | 0.65                                    | 0.72       | 0.99      | ns, Max  |
| F <sub>DCK</sub>                                                 | DCLK frequency                                        | 200.00                                  | 200.00     | 200.00    | MHz, Max |

### Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.

## Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

**Table 45: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD\_DELAY on HR I/O Banks (only)**

| Symbol                                                                                              | Description                                                                                                                                  | Device     | Speed Grade |            |            | Units |
|-----------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|------------|-------------|------------|------------|-------|
|                                                                                                     |                                                                                                                                              |            | -3          | -2/-2L/-2G | -1         |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)</sup> |                                                                                                                                              |            |             |            |            |       |
| T <sub>PSFD</sub> / T <sub>PHFD</sub>                                                               | Full delay (legacy delay or default delay)<br>Global clock Input and IFF <sup>(2)</sup> without MMCM/PLL<br>with ZHOLD_DELAY on HR I/O banks | XC7V585T   | 3.12/−0.37  | 3.19/−0.37 | 3.42/−0.37 | ns    |
|                                                                                                     |                                                                                                                                              | XC7V2000T  | N/A         | N/A        | N/A        | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX330T  | 2.90/−0.31  | 2.96/−0.31 | 3.16/−0.31 | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX415T  | N/A         | N/A        | N/A        | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX485T  | N/A         | N/A        | N/A        | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX550T  | N/A         | N/A        | N/A        | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX690T  | N/A         | N/A        | N/A        | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX980T  | N/A         | N/A        | N/A        | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX1140T | N/A         | N/A        | N/A        | ns    |

### Notes:

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch

**Table 46: Clock-Capable Clock Input Setup and Hold With MMCM**

| Symbol                                                                                                 | Description                                                         | Device     | Speed Grade |            |            | Units |
|--------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------|------------|-------------|------------|------------|-------|
|                                                                                                        |                                                                     |            | -3          | -2/-2L/-2G | -1         |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)(2)</sup> |                                                                     |            |             |            |            |       |
| T <sub>PSMMCMCC</sub> /<br>T <sub>PHMMCMCC</sub>                                                       | No delay clock-capable clock input and IFF <sup>(3)</sup> with MMCM | XC7V585T   | 2.71/−0.10  | 3.00/−0.10 | 3.33/−0.10 | ns    |
|                                                                                                        |                                                                     | XC7V2000T  | N/A         | 2.60/−0.24 | 2.87/−0.24 | ns    |
|                                                                                                        |                                                                     | XC7VX330T  | 2.58/−0.15  | 2.87/−0.15 | 3.18/−0.15 | ns    |
|                                                                                                        |                                                                     | XC7VX415T  | 2.73/0.01   | 3.03/0.01  | 3.36/0.01  | ns    |
|                                                                                                        |                                                                     | XC7VX485T  | 2.58/−0.15  | 2.87/−0.15 | 3.18/−0.15 | ns    |
|                                                                                                        |                                                                     | XC7VX550T  | 2.72/−0.09  | 3.01/−0.09 | 3.34/−0.09 | ns    |
|                                                                                                        |                                                                     | XC7VX690T  | 2.72/0.01   | 3.01/0.01  | 3.34/0.01  | ns    |
|                                                                                                        |                                                                     | XC7VX980T  | N/A         | 3.01/−0.10 | 3.36/−0.10 | ns    |
|                                                                                                        |                                                                     | XC7VX1140T | N/A         | 2.61/−0.24 | 2.88/−0.24 | ns    |

### Notes:

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
- IFF = Input Flip-Flop or Latch
- Use IBIS to determine any duty-cycle distortion incurred using various standards.

## GTX Transceiver Protocol Jitter Characteristics

For Table 60 through Table 65, the 7 Series FPGAs GTX/GTH Transceiver User Guide ([UG476](#)) contains recommended settings for optimal usage of protocol specific characteristics.

Table 60: Gigabit Ethernet Protocol Characteristics (GTX Transceivers)

| Description                                                      | Line Rate (Mb/s) | Min   | Max  | Units |
|------------------------------------------------------------------|------------------|-------|------|-------|
| <b>Gigabit Ethernet Transmitter Jitter Generation</b>            |                  |       |      |       |
| Total transmitter jitter (T <sub>TJ</sub> )                      | 1250             | –     | 0.24 | UI    |
| <b>Gigabit Ethernet Receiver High Frequency Jitter Tolerance</b> |                  |       |      |       |
| Total receiver jitter tolerance                                  | 1250             | 0.749 | –    | UI    |

Table 61: XAUI Protocol Characteristics (GTX Transceivers)

| Description                                          | Line Rate (Mb/s) | Min  | Max  | Units |
|------------------------------------------------------|------------------|------|------|-------|
| <b>XAUI Transmitter Jitter Generation</b>            |                  |      |      |       |
| Total transmitter jitter (T <sub>TJ</sub> )          | 3125             | –    | 0.35 | UI    |
| <b>XAUI Receiver High Frequency Jitter Tolerance</b> |                  |      |      |       |
| Total receiver jitter tolerance                      | 3125             | 0.65 | –    | UI    |

Table 62: PCI Express Protocol Characteristics (GTX Transceivers)<sup>(1)</sup>

| Standard                                             | Description                                   |                  | Line Rate (Mb/s) | Min    | Max   | Units |
|------------------------------------------------------|-----------------------------------------------|------------------|------------------|--------|-------|-------|
| PCI Express Transmitter Jitter Generation            |                                               |                  |                  |        |       |       |
| PCI Express Gen 1                                    | Total transmitter jitter                      |                  | 2500             | –      | 0.25  | UI    |
| PCI Express Gen 2                                    | Total transmitter jitter                      |                  | 5000             | –      | 0.25  | UI    |
| PCI Express Gen 3 <sup>(2)</sup>                     | Total transmitter jitter uncorrelated         |                  | 8000             | –      | 31.25 | ps    |
|                                                      | Deterministic transmitter jitter uncorrelated |                  |                  | –      | 12    | ps    |
| PCI Express Receiver High Frequency Jitter Tolerance |                                               |                  |                  |        |       |       |
| PCI Express Gen 1                                    | Total receiver jitter tolerance               |                  | 2500             | 0.65   | –     | UI    |
| PCI Express Gen 2 <sup>(3)</sup>                     | Receiver inherent timing error                |                  | 5000             | 0.40   | –     | UI    |
|                                                      | Receiver inherent deterministic timing error  |                  |                  | 0.30   | –     | UI    |
| PCI Express Gen 3 <sup>(2)</sup>                     | Receiver sinusoidal jitter tolerance          | 0.03 MHz–1.0 MHz | 8000             | 1.00   | –     | UI    |
|                                                      |                                               | 1.0 MHz–10 MHz   |                  | Note 4 | –     | UI    |
|                                                      |                                               | 10 MHz–100 MHz   |                  | 0.10   | –     | UI    |

### Notes:

1. Tested per card electromechanical (CEM) methodology.
2. PCI-SIG 3.0 certification and compliance test boards are currently not available.
3. Using common REFCLK.
4. Between 1 MHz and 10 MHz the minimum sinusoidal jitter roll-off with a slope of 20dB/decade.

Table 65: CPRI Protocol Characteristics (GTX Transceivers)

| Description                                     | Line Rate (Mb/s) | Min    | Max    | Units |
|-------------------------------------------------|------------------|--------|--------|-------|
| <b>CPRI Transmitter Jitter Generation</b>       |                  |        |        |       |
| Total transmitter jitter                        | 614.4            | –      | 0.35   | UI    |
|                                                 | 1228.8           | –      | 0.35   | UI    |
|                                                 | 2457.6           | –      | 0.35   | UI    |
|                                                 | 3072.0           | –      | 0.35   | UI    |
|                                                 | 4915.2           | –      | 0.3    | UI    |
|                                                 | 6144.0           | –      | 0.3    | UI    |
|                                                 | 9830.4           | –      | Note 1 | UI    |
| <b>CPRI Receiver Frequency Jitter Tolerance</b> |                  |        |        |       |
| Total receiver jitter tolerance                 | 614.4            | 0.65   | –      | UI    |
|                                                 | 1228.8           | 0.65   | –      | UI    |
|                                                 | 2457.6           | 0.65   | –      | UI    |
|                                                 | 3072.0           | 0.65   | –      | UI    |
|                                                 | 4915.2           | 0.95   | –      | UI    |
|                                                 | 6144.0           | 0.95   | –      | UI    |
|                                                 | 9830.4           | Note 1 | –      | UI    |

**Notes:**

1. Tested per SFP+ specification, see Table 64.

## GTH Transceiver Specifications

### GTH Transceiver DC Input and Output Levels

Table 66 summarizes the DC specifications of the GTH transceivers in Virtex-7 T and XT FPGAs. Consult the *7 Series FPGAs GTX/GTH Transceiver User Guide* (UG476) for further details.

Table 66: GTH Transceiver DC Specifications

| Symbol               | DC Parameter                                                  | Conditions                                | Min                                           | Typ                      | Max                  | Units |
|----------------------|---------------------------------------------------------------|-------------------------------------------|-----------------------------------------------|--------------------------|----------------------|-------|
| DV <sub>PPIN</sub>   | Differential peak-to-peak input voltage (external AC coupled) | >10.3125 Gb/s                             | 150                                           | –                        | 1250                 | mV    |
|                      |                                                               | 6.6 Gb/s to 10.3125 Gb/s                  | 150                                           | –                        | 1250                 | mV    |
|                      |                                                               | ≤ 6.6 Gb/s                                | 150                                           | –                        | 2000                 | mV    |
| V <sub>IN</sub>      | Absolute input voltage                                        | DC coupled<br>V <sub>MGTAVTT</sub> = 1.2V | –400                                          | –                        | V <sub>MGTAVTT</sub> | mV    |
| V <sub>CMIN</sub>    | Common mode input voltage                                     | DC coupled<br>V <sub>MGTAVTT</sub> = 1.2V | –                                             | 2/3 V <sub>MGTAVTT</sub> | –                    | mV    |
| DV <sub>PPOUT</sub>  | Differential peak-to-peak output voltage <sup>(1)</sup>       | Transmitter output swing is set to 1010   | –                                             | –                        | 800                  | mV    |
| V <sub>CMOUTDC</sub> | Common mode output voltage: DC coupled                        | Equation based                            | V <sub>MGTAVTT</sub> – DV <sub>PPOUT</sub> /4 |                          |                      | mV    |
| V <sub>CMOUTAC</sub> | Common mode output voltage: AC coupled                        | Equation based                            | V <sub>MGTAVTT</sub> – DV <sub>PPOUT</sub> /2 |                          |                      | mV    |
| R <sub>IN</sub>      | Differential input resistance                                 |                                           | –                                             | 100                      | –                    | Ω     |
| R <sub>OUT</sub>     | Differential output resistance                                |                                           | –                                             | 100                      | –                    | Ω     |
| T <sub>OSKEW</sub>   | Transmitter output pair (TXP and TXN) intra-pair skew         |                                           | –                                             | –                        | 10                   | ps    |
| C <sub>EXT</sub>     | Recommended external AC coupling capacitor <sup>(2)</sup>     |                                           | –                                             | 100                      | –                    | nF    |

#### Notes:

- The output swing and preemphasis levels are programmable using the attributes discussed in the *7 Series FPGAs GTX/GTH Transceiver User Guide* (UG476), and can result in values lower than reported in this table.
- Other values can be used as appropriate to conform to specific protocols and standards.




Figure 4: Single-Ended Peak-to-Peak Voltage




Figure 5: Differential Peak-to-Peak Voltage

Table 67 summarizes the DC specifications of the clock input of the GTH transceiver. Consult the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)) for further details.

Table 67: GTH Transceiver Clock DC Input Level Specification

| Symbol             | DC Parameter                            | Min | Typ | Max  | Units |
|--------------------|-----------------------------------------|-----|-----|------|-------|
| V <sub>IDIFF</sub> | Differential peak-to-peak input voltage | 350 | –   | 2000 | mV    |
| R <sub>IN</sub>    | Differential input resistance           | –   | 100 | –    | Ω     |
| C <sub>EXT</sub>   | Required external AC coupling capacitor | –   | 100 | –    | nF    |

## GTH Transceiver Switching Characteristics

Consult the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)) for further information.

Table 68: GTH Transceiver Performance

| Symbol                   | Description                            | Output Divider | Speed Grade |              |                        | Units |
|--------------------------|----------------------------------------|----------------|-------------|--------------|------------------------|-------|
|                          |                                        |                | -3E/-2GE    | -2(C&I)/-2LE | -1(C&I) <sup>(1)</sup> |       |
| F <sub>GTHMAX</sub>      | Maximum GTH transceiver data rate      |                | 13.1        | 11.3         | 8.5                    | Gb/s  |
| F <sub>GTHMIN</sub>      | Minimum GTH transceiver data rate      |                | 0.500       | 0.500        | 0.500                  | Gb/s  |
| F <sub>GTHCRANGE</sub>   | CPLL line rate range                   | 1              | 3.2–10.3125 |              | 3.2–8.0                | Gb/s  |
|                          |                                        | 2              | 1.6–5.16    |              | 1.6–4.0                | Gb/s  |
|                          |                                        | 4              | 0.8–2.58    |              | 0.8–2.0                | Gb/s  |
|                          |                                        | 8              | 0.5–1.29    |              | 0.5–1.0                | Gb/s  |
|                          |                                        | 16             | N/A         |              |                        | Gb/s  |
| F <sub>GTHQRANGE1</sub>  | QPLL line rate range 1                 | 1              | 8.0–11.85   | 8.0–11.3     | 8.0–8.5                | Gb/s  |
|                          |                                        | 2              | 4.0–5.925   | 4.0–5.65     | 4.0–4.25               | Gb/s  |
|                          |                                        | 4              | 2.0–2.9625  | 2.0–2.825    | 2.0–2.125              | Gb/s  |
|                          |                                        | 8              | 1.0–1.48125 | 1.0–1.4125   | 1.0–1.0625             | Gb/s  |
|                          |                                        | 16             | N/A         |              |                        | Gb/s  |
| F <sub>GTHQRANGE2</sub>  | QPLL line rate range 2                 | 1              | 11.85–13.1  | N/A          |                        | Gb/s  |
|                          |                                        | 2              | 5.925–6.55  | N/A          |                        | Gb/s  |
|                          |                                        | 4              | 2.96–3.275  | N/A          |                        | Gb/s  |
|                          |                                        | 8              | 1.48–1.63   | N/A          |                        | Gb/s  |
|                          |                                        | 16             | 0.74–0.81   | N/A          |                        | Gb/s  |
| F <sub>GCPLLRANGE</sub>  | GTH transceiver CPLL frequency range   |                | 1.6–5.16    |              | 1.6–4.0                | GHz   |
| F <sub>GQPLLRange1</sub> | GTH transceiver QPLL frequency range 1 |                | 8.0–11.85   | 8.0–11.3     | 8.0–8.5                | GHz   |
| F <sub>GQPLLRange2</sub> | GTH transceiver QPLL frequency range 2 |                | 11.85–13.1  | N/A          |                        | GHz   |

### Notes:

- The -1 speed grade requires a 4-byte internal data width for operation above 5.0 Gb/s. A -1 speed grade with V<sub>CCINT</sub> = 0.9V, as described in the *Lowering Power using the Voltage Identification Bit* application note ([XAPP555](#)), requires a 4-byte internal data width for operation above 3.8 Gb/s.

Table 69: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol                 | Description                 | Speed Grade |     |     |     | Units |
|------------------------|-----------------------------|-------------|-----|-----|-----|-------|
|                        |                             | -3/-2G      | -2L | -2  | -1  |       |
| F <sub>GTHDRPCLK</sub> | GTHDRPCLK maximum frequency | 175         | 175 | 175 | 156 | MHz   |

Table 72: GTH Transceiver User Clock Switching Characteristics<sup>(1)</sup>

| Symbol             | Description                    | Data Width Conditions |                    | Speed Grade             |                             |                        | Units |
|--------------------|--------------------------------|-----------------------|--------------------|-------------------------|-----------------------------|------------------------|-------|
|                    |                                | Internal Logic        | Interconnect Logic | -3E/-2GE <sup>(2)</sup> | -2(C&I)/-2LE <sup>(2)</sup> | -1(C&I) <sup>(3)</sup> |       |
| F <sub>TXOUT</sub> | TXUSERCLKOUT maximum frequency |                       |                    | 412.500                 | 412.500                     | 312.500                | MHz   |
| F <sub>RXOUT</sub> | RXUSERCLKOUT maximum frequency |                       |                    | 412.500                 | 412.500                     | 312.500                | MHz   |
| F <sub>TXIN</sub>  | TXUSERCLKIN maximum frequency  | 16-bit                | 16-bit and 32-bit  | 412.500                 | 412.500                     | 312.500                | MHz   |
|                    |                                | 32-bit                | 32-bit             | 409.375                 | 353.125                     | 265.625                | MHz   |
| F <sub>RXIN</sub>  | RXUSERCLKIN maximum frequency  | 16-bit                | 16-bit and 32-bit  | 412.500                 | 412.500                     | 312.500                | MHz   |
|                    |                                | 32-bit                | 32-bit             | 409.375                 | 353.125                     | 265.625                | MHz   |
| F <sub>TXIN2</sub> | TXUSERCLKIN2 maximum frequency | 16-bit                | 16-bit             | 412.500                 | 412.500                     | 312.500                | MHz   |
|                    |                                | 16-bit and 32-bit     | 32-bit             | 409.375                 | 353.125                     | 265.625                | MHz   |
|                    |                                | 64-bit                | 64-bit             | 204.688                 | 176.563                     | 132.813                | MHz   |
| F <sub>RXIN2</sub> | RXUSERCLKIN2 maximum frequency | 16-bit                | 16-bit             | 412.500                 | 412.500                     | 312.500                | MHz   |
|                    |                                | 16-bit and 32-bit     | 32-bit             | 409.375                 | 353.125                     | 265.625                | MHz   |
|                    |                                | 64-bit                | 64-bit             | 204.688                 | 176.563                     | 132.813                | MHz   |

**Notes:**

1. Clocking must be implemented as described in the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)).
2. For speed grades -3E, -2GE, -2C, -2I, and -2LE, a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
3. For speed grade -1 (and when V<sub>CCINT</sub> = 0.9V), a 16-bit data path can only be used for speeds less than 5.0 Gb/s.

Table 73: GTH Transceiver Transmitter Switching Characteristics

| Symbol                       | Description                            | Condition    | Min   | Typ | Max                 | Units |
|------------------------------|----------------------------------------|--------------|-------|-----|---------------------|-------|
| F <sub>GHTTX</sub>           | Serial data rate range                 |              | 0.500 | —   | F <sub>GTHMAX</sub> | Gb/s  |
| T <sub>RTX</sub>             | TX rise time                           | 20%–80%      | —     | 40  | —                   | ps    |
| T <sub>FTX</sub>             | TX fall time                           | 80%–20%      | —     | 40  | —                   | ps    |
| T <sub>LLSKEW</sub>          | TX lane-to-lane skew <sup>(1)</sup>    |              | —     | —   | 500                 | ps    |
| V <sub>TXOOBVDPP</sub>       | Electrical idle amplitude              |              | —     | —   | 15                  | mV    |
| T <sub>TXOOBTRANSITION</sub> | Electrical idle transition time        |              | —     | —   | 140                 | ns    |
| TJ <sub>13.1</sub>           | Total jitter <sup>(2)(4)</sup>         | 13.1 Gb/s    | —     | —   | 0.3                 | UI    |
| DJ <sub>13.1</sub>           | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>12.5</sub>           | Total jitter <sup>(2)(4)</sup>         | 12.5 Gb/s    | —     | —   | 0.28                | UI    |
| DJ <sub>12.5</sub>           | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>11.3</sub>           | Total jitter <sup>(2)(4)</sup>         | 11.3 Gb/s    | —     | —   | 0.28                | UI    |
| DJ <sub>11.3</sub>           | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>10.3125_QPLL</sub>   | Total jitter <sup>(2)(4)</sup>         | 10.3125 Gb/s | —     | —   | 0.28                | UI    |
| DJ <sub>10.3125_QPLL</sub>   | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>10.3125_CPLL</sub>   | Total jitter <sup>(3)(4)</sup>         | 10.3125 Gb/s | —     | —   | 0.33                | UI    |
| DJ <sub>10.3125_CPLL</sub>   | Deterministic jitter <sup>(3)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>9.953</sub>          | Total jitter <sup>(2)(4)</sup>         | 9.953 Gb/s   | —     | —   | 0.28                | UI    |
| DJ <sub>9.953</sub>          | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>9.8</sub>            | Total jitter <sup>(2)(4)</sup>         | 9.8 Gb/s     | —     | —   | 0.28                | UI    |
| DJ <sub>9.8</sub>            | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>8.0_QPLL</sub>       | Total jitter <sup>(2)(4)</sup>         | 8.0 Gb/s     | —     | —   | 0.28                | UI    |
| DJ <sub>8.0_QPLL</sub>       | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |

Table 73: GTH Transceiver Transmitter Switching Characteristics (Cont'd)

| Symbol                 | Description                            | Condition                | Min | Typ | Max  | Units |
|------------------------|----------------------------------------|--------------------------|-----|-----|------|-------|
| TJ <sub>8.0_CPLL</sub> | Total jitter <sup>(3)(4)</sup>         | 8.0 Gb/s                 | –   | –   | 0.32 | UI    |
| DJ <sub>8.0_CPLL</sub> | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.17 | UI    |
| TJ <sub>6.6_QPLL</sub> | Total jitter <sup>(2)(4)</sup>         | 6.6 Gb/s                 | –   | –   | 0.28 | UI    |
| DJ <sub>6.6_QPLL</sub> | Deterministic jitter <sup>(2)(4)</sup> |                          | –   | –   | 0.17 | UI    |
| TJ <sub>6.6_CPLL</sub> | Total jitter <sup>(3)(4)</sup>         | 6.6 Gb/s                 | –   | –   | 0.30 | UI    |
| DJ <sub>6.6_CPLL</sub> | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>5.0</sub>      | Total jitter <sup>(3)(4)</sup>         | 5.0 Gb/s                 | –   | –   | 0.30 | UI    |
| DJ <sub>5.0</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>4.25</sub>     | Total jitter <sup>(3)(4)</sup>         | 4.25 Gb/s                | –   | –   | 0.30 | UI    |
| DJ <sub>4.25</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>3.75</sub>     | Total jitter <sup>(3)(4)</sup>         | 3.75 Gb/s                | –   | –   | 0.30 | UI    |
| DJ <sub>3.75</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>3.20</sub>     | Total jitter <sup>(3)(4)</sup>         | 3.20 Gb/s <sup>(5)</sup> | –   | –   | 0.2  | UI    |
| DJ <sub>3.20</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.1  | UI    |
| TJ <sub>3.20L</sub>    | Total jitter <sup>(3)(4)</sup>         | 3.20 Gb/s <sup>(6)</sup> | –   | –   | 0.32 | UI    |
| DJ <sub>3.20L</sub>    | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.16 | UI    |
| TJ <sub>2.5</sub>      | Total jitter <sup>(3)(4)</sup>         | 2.5 Gb/s <sup>(7)</sup>  | –   | –   | 0.20 | UI    |
| DJ <sub>2.5</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.08 | UI    |
| TJ <sub>1.25</sub>     | Total jitter <sup>(3)(4)</sup>         | 1.25 Gb/s <sup>(8)</sup> | –   | –   | 0.15 | UI    |
| DJ <sub>1.25</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.06 | UI    |
| TJ <sub>500</sub>      | Total jitter <sup>(3)(4)</sup>         | 500 Mb/s                 | –   | –   | 0.1  | UI    |
| DJ <sub>500</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.03 | UI    |

**Notes:**

- Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTH Quads).
- Using QPLL\_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- Using CPLL\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit-error ratio of 1e<sup>-12</sup>.
- CPLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
- CPLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
- CPLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

Table 74: GTH Transceiver Receiver Switching Characteristics

| Symbol                                               | Description                                                   |                                     | Min   | Typ | Max                 | Units |
|------------------------------------------------------|---------------------------------------------------------------|-------------------------------------|-------|-----|---------------------|-------|
| F <sub>GTHRX</sub>                                   | Serial data rate                                              | RX oversampler not enabled          | 0.500 | –   | F <sub>GTHMAX</sub> | Gb/s  |
| T <sub>RXELECIDLE</sub>                              | Time for RXELECIDLE to respond to loss or restoration of data |                                     | –     | 10  | –                   | ns    |
| RX <sub>OOBVDPP</sub>                                | OOB detect threshold peak-to-peak                             |                                     | 60    | –   | 150                 | mV    |
| RX <sub>SST</sub>                                    | Receiver spread-spectrum tracking <sup>(1)</sup>              | Modulated @ 33 KHz                  | –5000 | –   | 0                   | ppm   |
| RX <sub>RL</sub>                                     | Run length (CID)                                              |                                     | –     | –   | 512                 | UI    |
| RX <sub>PPMTOL</sub>                                 | Data/REFCLK PPM offset tolerance                              | Bit rates ≤ 6.6 Gb/s                | –1250 | –   | 1250                | ppm   |
|                                                      |                                                               | Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s | –700  | –   | 700                 | ppm   |
|                                                      |                                                               | Bit rates > 8.0 Gb/s                | –200  | –   | 200                 | ppm   |
| SJ Jitter Tolerance <sup>(2)</sup>                   |                                                               |                                     |       |     |                     |       |
| JT_SJ <sub>13.1</sub>                                | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 13.1 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>12.5</sub>                                | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 12.5 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>11.3</sub>                                | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 11.3 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>10.32_QPLL</sub>                          | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 10.32 Gb/s                          | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>10.32_CPLL</sub>                          | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 10.32 Gb/s                          | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>9.8</sub>                                 | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 9.8 Gb/s                            | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>8.0_QPLL</sub>                            | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 8.0 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>8.0_CPLL</sub>                            | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 8.0 Gb/s                            | 0.42  | –   | –                   | UI    |
| JT_SJ <sub>6.6_QPLL</sub>                            | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 6.6 Gb/s                            | 0.48  | –   | –                   | UI    |
| JT_SJ <sub>6.6_CPLL</sub>                            | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 6.6 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>5.0</sub>                                 | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 5.0 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>4.25</sub>                                | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 4.25 Gb/s                           | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.75</sub>                                | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.75 Gb/s                           | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.2</sub>                                 | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.2 Gb/s <sup>(4)</sup>             | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>3.2L</sub>                                | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.2 Gb/s <sup>(5)</sup>             | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>2.5</sub>                                 | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 2.5 Gb/s <sup>(6)</sup>             | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>1.25</sub>                                | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 1.25 Gb/s <sup>(7)</sup>            | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>500</sub>                                 | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 500 Mb/s                            | 0.4   | –   | –                   | UI    |
| SJ Jitter Tolerance with Stressed Eye <sup>(2)</sup> |                                                               |                                     |       |     |                     |       |
| JT_TJSE <sub>3.2</sub>                               | Total jitter with stressed eye <sup>(8)</sup>                 | 3.2 Gb/s                            | 0.70  | –   | –                   | UI    |
| JT_TJSE <sub>6.6</sub>                               |                                                               | 6.6 Gb/s                            | 0.70  | –   | –                   | UI    |
| JT_SJSE <sub>3.2</sub>                               | Sinusoidal jitter with stressed eye <sup>(8)</sup>            | 3.2 Gb/s                            | 0.1   | –   | –                   | UI    |
| JT_SJSE <sub>6.6</sub>                               |                                                               | 6.6 Gb/s                            | 0.1   | –   | –                   | UI    |

**Notes:**

- Using RXOUT\_DIV = 1, 2, and 4.
- All jitter values are based on a bit error ratio of  $1e^{-12}$ .
- The frequency of the injected sinusoidal jitter is 80 MHz.
- CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
- Composite jitter with RX equalizer enabled. DFE disabled.

Table 78: CEI-6G and CEI-11G Protocol Characteristics (GTH Transceivers)

| Description                                      | Line Rate (Mb/s) | Interface     | Min   | Max | Units |
|--------------------------------------------------|------------------|---------------|-------|-----|-------|
| CEI-6G Transmitter Jitter Generation             |                  |               |       |     |       |
| Total transmitter jitter <sup>(1)</sup>          | 4976–6375        | CEI-6G-SR     | –     | 0.3 | UI    |
|                                                  |                  | CEI-6G-LR     | –     | 0.3 | UI    |
| CEI-6G Receiver High Frequency Jitter Tolerance  |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(1)</sup>   | 4976–6375        | CEI-6G-SR     | 0.6   | –   | UI    |
|                                                  |                  | CEI-6G-LR     | 0.95  | –   | UI    |
| CEI-11G Transmitter Jitter Generation            |                  |               |       |     |       |
| Total transmitter jitter <sup>(2)</sup>          | 9950–11100       | CEI-11G-SR    | –     | 0.3 | UI    |
|                                                  |                  | CEI-11G-LR/MR | –     | 0.3 | UI    |
| CEI-11G Receiver High Frequency Jitter Tolerance |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(2)</sup>   | 9950–11100       | CEI-11G-SR    | 0.65  | –   | UI    |
|                                                  |                  | CEI-11G-MR    | 0.65  | –   | UI    |
|                                                  |                  | CEI-11G-LR    | 0.825 | –   | UI    |

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 79: SFP+ Protocol Characteristics (GTH Transceivers)

| Description                              | Line Rate (Mb/s)       | Min | Max  | Units |
|------------------------------------------|------------------------|-----|------|-------|
| SFP+ Transmitter Jitter Generation       |                        |     |      |       |
| Total transmitter jitter                 | 9830.40 <sup>(1)</sup> | –   | 0.28 | UI    |
|                                          | 9953.00                |     |      |       |
|                                          | 10312.50               |     |      |       |
|                                          | 10518.75               |     |      |       |
|                                          | 11100.00               |     |      |       |
| SFP+ Receiver Frequency Jitter Tolerance |                        |     |      |       |
| Total receiver jitter tolerance          | 9830.40 <sup>(1)</sup> | 0.7 | –    | UI    |
|                                          | 9953.00                |     |      |       |
|                                          | 10312.50               |     |      |       |
|                                          | 10518.75               |     |      |       |
|                                          | 11100.00               |     |      |       |

**Notes:**

1. Line rated used for CPRI over SFP+ applications.

Table 80: CPRI Protocol Characteristics (GTH Transceivers)

| Description                                     | Line Rate (Mb/s) | Min    | Max    | Units |
|-------------------------------------------------|------------------|--------|--------|-------|
| <b>CPRI Transmitter Jitter Generation</b>       |                  |        |        |       |
| Total transmitter jitter                        | 614.4            | —      | 0.35   | UI    |
|                                                 | 1228.8           | —      | 0.35   | UI    |
|                                                 | 2457.6           | —      | 0.35   | UI    |
|                                                 | 3072.0           | —      | 0.35   | UI    |
|                                                 | 4915.2           | —      | 0.3    | UI    |
|                                                 | 6144.0           | —      | 0.3    | UI    |
|                                                 | 9830.4           | —      | Note 1 | UI    |
| <b>CPRI Receiver Frequency Jitter Tolerance</b> |                  |        |        |       |
| Total receiver jitter tolerance                 | 614.4            | 0.65   | —      | UI    |
|                                                 | 1228.8           | 0.65   | —      | UI    |
|                                                 | 2457.6           | 0.65   | —      | UI    |
|                                                 | 3072.0           | 0.65   | —      | UI    |
|                                                 | 4915.2           | 0.95   | —      | UI    |
|                                                 | 6144.0           | 0.95   | —      | UI    |
|                                                 | 9830.4           | Note 1 | —      | UI    |

**Notes:**

1. Tested per SFP+ specification, see Table 79.

## Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 81: Maximum Performance for PCI Express Designs

| Symbol                | Description                    | Speed Grade |            |        | Units |
|-----------------------|--------------------------------|-------------|------------|--------|-------|
|                       |                                | -3          | -2/-2L/-2G | -1     |       |
| F <sub>PIPECLK</sub>  | Pipe clock maximum frequency   | 250.00      | 250.00     | 250.00 | MHz   |
| F <sub>USERCLK</sub>  | User clock maximum frequency   | 500.00      | 500.00     | 250.00 | MHz   |
| F <sub>USERCLK2</sub> | User clock 2 maximum frequency | 250.00      | 250.00     | 250.00 | MHz   |
| F <sub>DRPCLK</sub>   | DRP clock maximum frequency    | 250.00      | 250.00     | 250.00 | MHz   |

Table 83: Configuration Switching Characteristics (Cont'd)

| Symbol                                         | Description                                                | Virtex-7 T and XT Devices | Speed Grade |            |          | Units    |
|------------------------------------------------|------------------------------------------------------------|---------------------------|-------------|------------|----------|----------|
|                                                |                                                            |                           | -3          | -2/-2L/-2G | -1       |          |
| Master/Slave Serial Mode Programming Switching |                                                            |                           |             |            |          |          |
| T <sub>DCC</sub> /T <sub>CCKD</sub>            | DIN setup/hold                                             |                           | 4.0/0.0     | 4.0/0.0    | 4.0/0.0  | ns, Min  |
| T <sub>CCO</sub>                               | DOUT clock to out                                          |                           | 8.0         | 8.0        | 8.0      | ns, Max  |
| SelectMAP Mode Programming Switching           |                                                            |                           |             |            |          |          |
| T <sub>SMDCC</sub> /T <sub>SMCCKD</sub>        | D[31:00] setup/hold                                        |                           | 4.0/0.0     | 4.0/0.0    | 4.0/0.0  | ns, Min  |
| T <sub>SMCSCCK</sub> /T <sub>SMCCKCS</sub>     | CSI_B setup/hold                                           |                           | 4.0/0.0     | 4.0/0.0    | 4.0/0.0  | ns, Min  |
| T <sub>SMWCCK</sub> /T <sub>SMCCKW</sub>       | RDWR_B setup/hold                                          |                           | 10.0/0.0    | 10.0/0.0   | 10.0/0.0 | ns, Min  |
| T <sub>SMCKCSO</sub>                           | CSO_B clock to out (330 Ω pull-up resistor required)       |                           | 7.0         | 7.0        | 7.0      | ns, Max  |
| T <sub>SMCO</sub>                              | D[31:00] clock to out in readback                          |                           | 8.0         | 8.0        | 8.0      | ns, Max  |
| F <sub>RBCK</sub>                              | Readback frequency                                         | SLR-based                 | 70          | 70         | 70       | MHz, Max |
|                                                |                                                            | All other devices         | 100         | 100        | 100      | MHz, Max |
| Boundary-Scan Port Timing Specifications       |                                                            |                           |             |            |          |          |
| T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>       | TMS and TDI setup/hold                                     | SLR-based                 | 9.0/2.0     | 9.0/2.0    | 9.0/2.0  | ns, Min  |
|                                                |                                                            | All other devices         | 3.0/2.0     | 3.0/2.0    | 3.0/2.0  | ns, Min  |
| T <sub>TCKTDO</sub>                            | TCK falling edge to TDO output                             | SLR-based                 | 17          | 17         | 17       | ns, Max  |
|                                                |                                                            | All other devices         | 7.0         | 7.0        | 7.0      | ns, Max  |
| F <sub>TCK</sub>                               | TCK frequency                                              | SLR-based                 | 20          | 20         | 20       | MHz, Max |
|                                                |                                                            | All other devices         | 66          | 66         | 66       | MHz, Max |
| BPI Master Flash Mode Programming Switching    |                                                            |                           |             |            |          |          |
| T <sub>BPICCO</sub> <sup>(2)</sup>             | A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out |                           | 8.5         | 8.5        | 8.5      | ns, Max  |
| T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>       | D[15:00] setup/hold                                        |                           | 4.0/0.0     | 4.0/0.0    | 4.0/0.0  | ns, Min  |
| SPI Master Flash Mode Programming Switching    |                                                            |                           |             |            |          |          |
| T <sub>SPIDCC</sub> /T <sub>SPICCD</sub>       | D[03:00] setup/hold                                        |                           | 3.0/0.0     | 3.0/0.0    | 3.0/0.0  | ns, Min  |
| T <sub>SPICCM</sub>                            | MOSI clock to out                                          |                           | 8.0         | 8.0        | 8.0      | ns, Max  |
| T <sub>SPICCF</sub>                            | FCS_B clock to out                                         |                           | 8.0         | 8.0        | 8.0      | ns, Max  |

**Notes:**

1. To support longer delays in configuration, use the design solutions described in the *7 Series FPGA Configuration User Guide* ([UG470](#)).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

## eFUSE Programming Conditions

Table 84 lists the programming conditions specifically for eFUSE. For more information, see the *7 Series FPGA Configuration User Guide* ([UG470](#)).

Table 84: eFUSE Programming Conditions<sup>(1)</sup>

| Symbol   | Description                | Min | Typ | Max | Units |
|----------|----------------------------|-----|-----|-----|-------|
| $I_{FS}$ | $V_{CCAUX}$ supply current | –   | –   | 115 | mA    |
| $t_j$    | Temperature range          | 15  | –   | 125 | °C    |

**Notes:**

1. The FPGA must not be configured during eFUSE programming.