




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

|                                |                                                                                                                                               |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                        |
| Number of LABs/CLBs            | 32200                                                                                                                                         |
| Number of Logic Elements/Cells | 412160                                                                                                                                        |
| Total RAM Bits                 | 32440320                                                                                                                                      |
| Number of I/O                  | 600                                                                                                                                           |
| Number of Gates                | -                                                                                                                                             |
| Voltage - Supply               | 0.97V ~ 1.03V                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                 |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                               |
| Package / Case                 | 1924-BBGA, FCBGA                                                                                                                              |
| Supplier Device Package        | 1927-FCBGA (45x45)                                                                                                                            |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc7vx415t-2ffg1927c">https://www.e-xfl.com/product-detail/xilinx/xc7vx415t-2ffg1927c</a> |

Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)

| Symbol                        | Description                                                                                                                                                                 | Min | Typ <sup>(1)</sup> | Max | Units    |
|-------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|--------------------|-----|----------|
| $I_{RPD}$                     | Pad pull-down (when selected) @ $V_{IN} = 3.3V$                                                                                                                             | 68  | –                  | 330 | $\mu A$  |
|                               | Pad pull-down (when selected) @ $V_{IN} = 1.8V$                                                                                                                             | 45  | –                  | 180 | $\mu A$  |
| $I_{CCADC}$                   | Analog supply current, analog circuits in powered up state                                                                                                                  | –   | –                  | 25  | mA       |
| $I_{BATT}$ <sup>(3)</sup>     | Battery supply current                                                                                                                                                      | –   | –                  | 150 | nA       |
| $R_{IN\_TERM}$ <sup>(4)</sup> | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_40) for commercial (C), industrial (I), and extended (E) temperature devices | 28  | 40                 | 55  | $\Omega$ |
|                               | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_50) for commercial (C), industrial (I), and extended (E) temperature devices | 35  | 50                 | 65  | $\Omega$ |
|                               | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_60) for commercial (C), industrial (I), and extended (E) temperature devices | 44  | 60                 | 83  | $\Omega$ |
| n                             | Temperature diode ideality factor                                                                                                                                           | –   | 1.010              | –   | –        |
| r                             | Temperature diode series resistance                                                                                                                                         | –   | 2                  | –   | $\Omega$ |

**Notes:**

- Typical values are specified at nominal voltage, 25°C.
- This measurement represents the die capacitance at the pad, not including the package.
- Maximum value specified for worst case process at 25°C.
- Termination resistance to a  $V_{CCO}/2$  level.

Table 4:  $V_{IN}$  Maximum Allowed AC Voltage Overshoot and Undershoot for 3.3V HR I/O Banks<sup>(1)</sup>

| AC Voltage Overshoot | % of UI @–40°C to 100°C | AC Voltage Undershoot | % of UI @–40°C to 100°C |
|----------------------|-------------------------|-----------------------|-------------------------|
| $V_{CCO} + 0.55$     | 100                     | –0.40                 | 100                     |
|                      |                         | –0.45                 | 61.7                    |
|                      |                         | –0.50                 | 25.8                    |
|                      |                         | –0.55                 | 11.0                    |
| $V_{CCO} + 0.60$     | 46.6                    | –0.60                 | 4.77                    |
| $V_{CCO} + 0.65$     | 21.2                    | –0.65                 | 2.10                    |
| $V_{CCO} + 0.70$     | 9.75                    | –0.70                 | 0.94                    |
| $V_{CCO} + 0.75$     | 4.55                    | –0.75                 | 0.43                    |
| $V_{CCO} + 0.80$     | 2.15                    | –0.80                 | 0.20                    |
| $V_{CCO} + 0.85$     | 1.02                    | –0.85                 | 0.09                    |
| $V_{CCO} + 0.90$     | 0.49                    | –0.90                 | 0.04                    |
| $V_{CCO} + 0.95$     | 0.24                    | –0.95                 | 0.02                    |

**Notes:**

- A total of 200 mA per bank should not be exceeded.

Table 6: Typical Quiescent Supply Current (Cont'd)

| Symbol                 | Description                                    | Device     | Speed Grade |            |     | Units |
|------------------------|------------------------------------------------|------------|-------------|------------|-----|-------|
|                        |                                                |            | -3          | -2/-2L/-2G | -1  |       |
| I <sub>CCAUXQ</sub>    | Quiescent V <sub>CCAUX</sub> supply current    | XC7V585T   | 114         | 114        | 114 | mA    |
|                        |                                                | XC7V2000T  | N/A         | 315        | 315 | mA    |
|                        |                                                | XC7VX330T  | 73          | 73         | 73  | mA    |
|                        |                                                | XC7VX415T  | 88          | 88         | 88  | mA    |
|                        |                                                | XC7VX485T  | 104         | 104        | 104 | mA    |
|                        |                                                | XC7VX550T  | 147         | 147        | 147 | mA    |
|                        |                                                | XC7VX690T  | 147         | 147        | 147 | mA    |
|                        |                                                | XC7VX980T  | N/A         | 183        | 183 | mA    |
|                        |                                                | XC7VX1140T | N/A         | 250        | 250 | mA    |
| I <sub>CCAUX_IOQ</sub> | Quiescent V <sub>CCAUX_IO</sub> supply current | XC7V585T   | 2           | 2          | 2   | mA    |
|                        |                                                | XC7V2000T  | N/A         | 2          | 2   | mA    |
|                        |                                                | XC7VX330T  | 2           | 2          | 2   | mA    |
|                        |                                                | XC7VX415T  | 2           | 2          | 2   | mA    |
|                        |                                                | XC7VX485T  | 2           | 2          | 2   | mA    |
|                        |                                                | XC7VX550T  | 2           | 2          | 2   | mA    |
|                        |                                                | XC7VX690T  | 2           | 2          | 2   | mA    |
|                        |                                                | XC7VX980T  | N/A         | 2          | 2   | mA    |
|                        |                                                | XC7VX1140T | N/A         | 2          | 2   | mA    |
| I <sub>CCBRAMQ</sub>   | Quiescent V <sub>CCBRAM</sub> supply current   | XC7V585T   | 34          | 34         | 34  | mA    |
|                        |                                                | XC7V2000T  | N/A         | 56         | 56  | mA    |
|                        |                                                | XC7VX330T  | 32          | 32         | 32  | mA    |
|                        |                                                | XC7VX415T  | 38          | 38         | 38  | mA    |
|                        |                                                | XC7VX485T  | 44          | 44         | 44  | mA    |
|                        |                                                | XC7VX550T  | 63          | 63         | 63  | mA    |
|                        |                                                | XC7VX690T  | 63          | 63         | 63  | mA    |
|                        |                                                | XC7VX980T  | N/A         | 65         | 65  | mA    |
|                        |                                                | XC7VX1140T | N/A         | 81         | 81  | mA    |

**Notes:**

1. Typical values are specified at nominal voltage, 85°C junction temperatures (T<sub>j</sub>) with single-ended SelectIO resources.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified.

## DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 9: SelectIO DC Input and Output Levels<sup>(1)(2)</sup>

| I/O Standard           | $V_{IL}$ |                   | $V_{IH}$          |                   | $V_{OL}$            | $V_{OH}$            | $I_{OL}$ | $I_{OH}$ |
|------------------------|----------|-------------------|-------------------|-------------------|---------------------|---------------------|----------|----------|
|                        | V, Min   | V, Max            | V, Min            | V, Max            | V, Max              | V, Min              | mA       | mA       |
| HSTL_I                 | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 8        | -8       |
| HSTL_I_12              | -0.300   | $V_{REF} - 0.080$ | $V_{REF} + 0.080$ | $V_{CCO} + 0.300$ | 25% $V_{CCO}$       | 75% $V_{CCO}$       | 6.3      | -6.3     |
| HSTL_I_18              | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 8        | -8       |
| HSTL_II                | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 16       | -16      |
| HSTL_II_18             | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | 16       | -16      |
| HSUL_12                | -0.300   | $V_{REF} - 0.130$ | $V_{REF} + 0.130$ | $V_{CCO} + 0.300$ | 20% $V_{CCO}$       | 80% $V_{CCO}$       | 0.1      | -0.1     |
| LVC MOS12              | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | Note 3   | Note 3   |
| LVC MOS15,<br>LVDCI_15 | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 25% $V_{CCO}$       | 75% $V_{CCO}$       | Note 4   | Note 4   |
| LVC MOS18,<br>LVDCI_18 | -0.300   | 35% $V_{CCO}$     | 65% $V_{CCO}$     | $V_{CCO} + 0.300$ | 0.450               | $V_{CCO} - 0.450$   | Note 5   | Note 5   |
| LVC MOS25              | -0.300   | 0.700             | 1.700             | $V_{CCO} + 0.300$ | 0.400               | $V_{CCO} - 0.400$   | Note 6   | Note 6   |
| LVC MOS33              | -0.300   | 0.800             | 2.000             | 3.450             | 0.400               | $V_{CCO} - 0.400$   | Note 6   | Note 6   |
| LV TTL                 | -0.300   | 0.800             | 2.000             | 3.450             | 0.400               | 2.400               | Note 7   | Note 7   |
| MOBILE_DDR             | -0.300   | 20% $V_{CCO}$     | 80% $V_{CCO}$     | $V_{CCO} + 0.300$ | 10% $V_{CCO}$       | 90% $V_{CCO}$       | 0.1      | -0.1     |
| PCI33_3                | -0.400   | 30% $V_{CCO}$     | 50% $V_{CCO}$     | $V_{CCO} + 0.500$ | 10% $V_{CCO}$       | 90% $V_{CCO}$       | 1.5      | -0.5     |
| SSTL12                 | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 14.25    | -14.25   |
| SSTL135                | -0.300   | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 13.0     | -13.0    |
| SSTL135_R              | -0.300   | $V_{REF} - 0.090$ | $V_{REF} + 0.090$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.150$ | $V_{CCO}/2 + 0.150$ | 8.9      | -8.9     |
| SSTL15                 | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 13.0     | -13.0    |
| SSTL15_R               | -0.300   | $V_{REF} - 0.100$ | $V_{REF} + 0.100$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.175$ | $V_{CCO}/2 + 0.175$ | 8.9      | -8.9     |
| SSTL18_I               | -0.300   | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.470$ | $V_{CCO}/2 + 0.470$ | 8        | -8       |
| SSTL18_II              | -0.300   | $V_{REF} - 0.125$ | $V_{REF} + 0.125$ | $V_{CCO} + 0.300$ | $V_{CCO}/2 - 0.600$ | $V_{CCO}/2 + 0.600$ | 13.4     | -13.4    |

### Notes:

1. Tested according to relevant specifications.
2. 3.3V and 2.5V standards are only supported in 3.3V I/O banks.
3. Supported drive strengths of 2, 4, 6, or 8 mA in HP I/O banks and 4, 8, or 12 mA in HR I/O banks.
4. Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, or 16 mA in HR I/O banks.
5. Supported drive strengths of 2, 4, 6, 8, 12, or 16 mA in HP I/O banks and 4, 8, 12, 16, or 24 mA in HR I/O banks.
6. Supported drive strengths of 4, 8, 12, or 16 mA
7. Supported drive strengths of 4, 8, 12, 16, or 24 mA
8. For detailed interface specific DC voltage levels, see the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)).

## LVDS DC Specifications (LVDS\_25)

The LVDS standard is available in the HR I/O banks.

Table 12: LVDS\_25 DC Specifications<sup>(1)</sup>

| Symbol      | DC Parameter                                                                                                 | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|--------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply voltage                                                                                               |                                                         | 2.375 | 2.500 | 2.625 | V     |
| $V_{OH}$    | Output High voltage for Q and $\overline{Q}$                                                                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | –     | –     | 1.675 | V     |
| $V_{OL}$    | Output Low voltage for Q and $\overline{Q}$                                                                  | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.700 | –     | –     | V     |
| $V_{ODIFF}$ | Differential output voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q} - Q$ ), $\overline{Q}$ = High | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output common-mode voltage                                                                                   | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential input voltage (Q – $\overline{Q}$ ), Q = High ( $\overline{Q} - Q$ ), $\overline{Q}$ = High     |                                                         | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input common-mode voltage                                                                                    |                                                         | 0.300 | 1.200 | 1.425 | V     |

### Notes:

1. Differential inputs for LVDS\_25 can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)) for more information.

## LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks.

Table 13: LVDS DC Specifications

| Symbol      | DC Parameter                                                                                                 | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|--------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply voltage                                                                                               |                                                         | 1.710 | 1.800 | 1.890 | V     |
| $V_{OH}$    | Output High voltage for Q and $\overline{Q}$                                                                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | –     | –     | 1.675 | V     |
| $V_{OL}$    | Output Low voltage for Q and $\overline{Q}$                                                                  | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.825 | –     | –     | V     |
| $V_{ODIFF}$ | Differential output voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q} - Q$ ), $\overline{Q}$ = High | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output common-mode voltage                                                                                   | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential input voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q} - Q$ ), $\overline{Q}$ = High  | Common-mode input voltage = 1.25V                       | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input common-mode voltage                                                                                    | Differential input voltage = $\pm 350$ mV               | 0.300 | 1.200 | 1.425 | V     |

### Notes:

1. Differential inputs for LVDS can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)) for more information.

Table 18: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface Generator<sup>(1)(2)</sup>

| Memory Standard        | I/O Bank Type | V <sub>CCAUX_IO</sub> | Speed Grade |            |      | Units |
|------------------------|---------------|-----------------------|-------------|------------|------|-------|
|                        |               |                       | -3          | -2/-2L/-2G | -1   |       |
| 4:1 Memory Controllers |               |                       |             |            |      |       |
| DDR3                   | HP            | 2.0V                  | 1866        | 1866       | 1600 | Mb/s  |
|                        | HP            | 1.8V                  | 1600        | 1333       | 1066 | Mb/s  |
|                        | HR            | N/A                   | 1066        | 1066       | 800  | Mb/s  |
| DDR3L                  | HP            | 2.0V                  | 1600        | 1600       | 1333 | Mb/s  |
|                        | HP            | 1.8V                  | 1333        | 1066       | 800  | Mb/s  |
|                        | HR            | N/A                   | 800         | 800        | 667  | Mb/s  |
| DDR2                   | HP            | 2.0V                  | 800         | 800        | 800  | Mb/s  |
|                        | HP            | 1.8V                  | 800         | 800        | 800  | Mb/s  |
|                        | HR            | N/A                   | 800         | 800        | 800  | Mb/s  |
| RLDRAM III             | HP            | 2.0V                  | 800         | 667        | 667  | MHz   |
|                        | HP            | 1.8V                  | 550         | 500        | 450  | MHz   |
|                        | HR            | N/A                   | N/A         |            |      |       |
| 2:1 Memory Controllers |               |                       |             |            |      |       |
| DDR3                   | HP            | 2.0V                  | 1066        | 1066       | 800  | Mb/s  |
|                        | HP            | 1.8V                  | 1066        | 1066       | 800  | Mb/s  |
|                        | HR            | N/A                   | 1066        | 1066       | 800  | Mb/s  |
| DDR3L                  | HP            | 2.0V                  | 1066        | 1066       | 800  | Mb/s  |
|                        | HP            | 1.8V                  | 1066        | 1066       | 800  | Mb/s  |
|                        | HR            | N/A                   | 800         | 800        | 667  | Mb/s  |
| DDR2                   | HP            | 2.0V                  | 800         | 800        | 800  | Mb/s  |
|                        | HP            | 1.8V                  |             |            |      |       |
|                        | HR            | N/A                   |             |            |      |       |
| QDR II+ <sup>(3)</sup> | HP            | 2.0V                  | 550         | 500        | 450  | MHz   |
|                        | HP            | 1.8V                  |             |            |      |       |
|                        | HR            | N/A                   | 500         | 450        | 400  | MHz   |
| RLDRAM II              | HP            | 2.0V                  | 533         | 500        | 450  | MHz   |
|                        | HP            | 1.8V                  |             |            |      |       |
|                        | HR            | N/A                   |             |            |      |       |
| LPDDR2                 | HP            | 2.0V                  | 667         | 667        | 667  | Mb/s  |
|                        | HP            | 1.8V                  | 667         | 667        | 667  | Mb/s  |
|                        | HR            | N/A                   | 667         | 667        | 667  | Mb/s  |

**Notes:**

1. V<sub>REF</sub> tracking is required. For more information, see the *7 Series FPGAs Memory Interface Solutions User Guide* ([UG586](#)).
2. When using the internal V<sub>REF</sub> the maximum data rate is 800 Mb/s (400 MHz).
3. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

Table 19: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

| I/O Standard                 | T <sub>IOPI</sub> |            |      | T <sub>IOOP</sub> |            |      | T <sub>IOTP</sub> |            |      | Units |
|------------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|
|                              | Speed Grade       |            |      | Speed Grade       |            |      | Speed Grade       |            |      |       |
|                              | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   |       |
| LVC MOS15_F4                 | 0.66              | 0.69       | 0.81 | 1.63              | 1.76       | 1.86 | 2.39              | 2.62       | 2.85 | ns    |
| LVC MOS15_F8                 | 0.66              | 0.69       | 0.81 | 1.79              | 1.99       | 2.18 | 2.55              | 2.85       | 3.17 | ns    |
| LVC MOS15_F12                | 0.66              | 0.69       | 0.81 | 1.40              | 1.54       | 1.65 | 2.16              | 2.40       | 2.64 | ns    |
| LVC MOS15_F16                | 0.66              | 0.69       | 0.81 | 1.37              | 1.51       | 1.61 | 2.13              | 2.37       | 2.60 | ns    |
| LVC MOS12_S4                 | 0.88              | 0.91       | 1.00 | 2.53              | 2.67       | 2.76 | 3.29              | 3.53       | 3.75 | ns    |
| LVC MOS12_S8                 | 0.88              | 0.91       | 1.00 | 2.05              | 2.18       | 2.28 | 2.81              | 3.04       | 3.27 | ns    |
| LVC MOS12_S12 <sup>(1)</sup> | 0.88              | 0.91       | 1.00 | 1.75              | 1.89       | 1.98 | 2.51              | 2.75       | 2.97 | ns    |
| LVC MOS12_F4                 | 0.88              | 0.91       | 1.00 | 1.94              | 2.07       | 2.17 | 2.70              | 2.93       | 3.16 | ns    |
| LVC MOS12_F8                 | 0.88              | 0.91       | 1.00 | 1.50              | 1.64       | 1.73 | 2.26              | 2.50       | 2.72 | ns    |
| LVC MOS12_F12 <sup>(1)</sup> | 0.88              | 0.91       | 1.00 | 1.54              | 1.71       | 1.87 | 2.30              | 2.57       | 2.86 | ns    |
| SSTL135_S                    | 0.61              | 0.64       | 0.73 | 1.27              | 1.40       | 1.50 | 2.03              | 2.26       | 2.49 | ns    |
| SSTL15_S                     | 0.61              | 0.64       | 0.73 | 1.24              | 1.37       | 1.47 | 2.00              | 2.23       | 2.46 | ns    |
| SSTL18_I_S                   | 0.64              | 0.67       | 0.76 | 1.59              | 1.74       | 1.85 | 2.35              | 2.60       | 2.84 | ns    |
| SSTL18_II_S                  | 0.64              | 0.67       | 0.76 | 1.27              | 1.40       | 1.50 | 2.03              | 2.26       | 2.49 | ns    |
| DIFF_SSTL135_S               | 0.59              | 0.61       | 0.73 | 1.27              | 1.40       | 1.50 | 2.03              | 2.26       | 2.49 | ns    |
| DIFF_SSTL15_S                | 0.63              | 0.67       | 0.77 | 1.24              | 1.37       | 1.47 | 2.00              | 2.23       | 2.46 | ns    |
| DIFF_SSTL18_I_S              | 0.65              | 0.69       | 0.78 | 1.50              | 1.63       | 1.72 | 2.26              | 2.49       | 2.71 | ns    |
| DIFF_SSTL18_II_S             | 0.65              | 0.69       | 0.78 | 1.13              | 1.22       | 1.25 | 1.89              | 2.08       | 2.24 | ns    |
| SSTL135_F                    | 0.61              | 0.64       | 0.73 | 1.04              | 1.17       | 1.26 | 1.80              | 2.03       | 2.25 | ns    |
| SSTL15_F                     | 0.61              | 0.64       | 0.73 | 1.04              | 1.17       | 1.26 | 1.80              | 2.03       | 2.25 | ns    |
| SSTL18_I_F                   | 0.64              | 0.67       | 0.76 | 1.12              | 1.22       | 1.26 | 1.88              | 2.08       | 2.25 | ns    |
| SSTL18_II_F                  | 0.64              | 0.67       | 0.76 | 1.05              | 1.18       | 1.28 | 1.81              | 2.04       | 2.27 | ns    |
| DIFF_SSTL135_F               | 0.59              | 0.61       | 0.73 | 1.04              | 1.17       | 1.26 | 1.80              | 2.03       | 2.25 | ns    |
| DIFF_SSTL15_F                | 0.63              | 0.67       | 0.77 | 1.04              | 1.17       | 1.26 | 1.80              | 2.03       | 2.25 | ns    |
| DIFF_SSTL18_I_F              | 0.65              | 0.69       | 0.78 | 1.10              | 1.19       | 1.23 | 1.86              | 2.05       | 2.22 | ns    |
| DIFF_SSTL18_II_F             | 0.65              | 0.69       | 0.78 | 1.02              | 1.10       | 1.14 | 1.78              | 1.96       | 2.13 | ns    |

**Notes:**

1. This I/O standard is only available in the 3.3V high-range (HR) banks.

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standard           | T <sub>IOPI</sub> |            |      | T <sub>IOOP</sub> |            |      | T <sub>IOTP</sub> |            |      | Units |
|------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|
|                        | Speed Grade       |            |      | Speed Grade       |            |      | Speed Grade       |            |      |       |
|                        | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   |       |
| SSTL15_F               | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| SSTL15_DCI_F           | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| SSTL15_T_DCI_F         | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| SSTL135_F              | 0.69              | 0.72       | 0.82 | 0.88              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| SSTL135_DCI_F          | 0.69              | 0.72       | 0.82 | 0.89              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| SSTL135_T_DCI_F        | 0.69              | 0.72       | 0.82 | 0.89              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| SSTL12_F               | 0.69              | 0.72       | 0.82 | 0.88              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| SSTL12_DCI_F           | 0.69              | 0.72       | 0.82 | 0.91              | 1.03       | 1.11 | 1.54              | 1.79       | 1.93 | ns    |
| SSTL12_T_DCI_F         | 0.69              | 0.72       | 0.82 | 0.91              | 1.03       | 1.11 | 1.54              | 1.79       | 1.93 | ns    |
| DIFF_SSTL18_I_F        | 0.75              | 0.79       | 0.92 | 0.94              | 1.06       | 1.15 | 1.58              | 1.82       | 1.97 | ns    |
| DIFF_SSTL18_II_F       | 0.75              | 0.79       | 0.92 | 0.97              | 1.09       | 1.16 | 1.61              | 1.84       | 1.99 | ns    |
| DIFF_SSTL18_I_DCI_F    | 0.75              | 0.79       | 0.92 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |
| DIFF_SSTL18_II_DCI_F   | 0.75              | 0.79       | 0.92 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |
| DIFF_SSTL18_II_T_DCI_F | 0.75              | 0.79       | 0.92 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |
| DIFF_SSTL15_F          | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| DIFF_SSTL15_DCI_F      | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| DIFF_SSTL15_T_DCI_F    | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| DIFF_SSTL135_F         | 0.69              | 0.72       | 0.82 | 0.88              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| DIFF_SSTL135_DCI_F     | 0.69              | 0.72       | 0.82 | 0.89              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| DIFF_SSTL135_T_DCI_F   | 0.69              | 0.72       | 0.82 | 0.89              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| DIFF_SSTL12_F          | 0.69              | 0.72       | 0.82 | 0.88              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| DIFF_SSTL12_DCI_F      | 0.69              | 0.72       | 0.82 | 0.91              | 1.03       | 1.11 | 1.54              | 1.79       | 1.93 | ns    |
| DIFF_SSTL12_T_DCI_F    | 0.69              | 0.72       | 0.82 | 0.91              | 1.03       | 1.11 | 1.54              | 1.79       | 1.93 | ns    |

**Notes:**

1. This I/O standard is only available in the 1.8V high-performance (HP) banks.

Table 21 specifies the values of T<sub>IOTPHZ</sub> and T<sub>IOIBUFDISABLE</sub>. T<sub>IOTPHZ</sub> is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T<sub>IOIBUFDISABLE</sub> is described as the IOB delay from IBUFDISABLE to O output. In HP I/O banks, the internal DCI termination turn-off time is always faster than T<sub>IOTPHZ</sub> when the DCITERMDISABLE pin is used. In HR I/O banks, the internal IN\_TERM termination turn-off time is always faster than T<sub>IOTPHZ</sub> when the INTERMDISABLE pin is used.

Table 21: IOB 3-state Output Switching Characteristics

| Symbol                        | Description                                                     | Speed Grade |            |      | Units |
|-------------------------------|-----------------------------------------------------------------|-------------|------------|------|-------|
|                               |                                                                 | -3          | -2/-2L/-2G | -1   |       |
| T <sub>IOTPHZ</sub>           | T input to pad high-impedance                                   | 0.76        | 0.86       | 0.99 | ns    |
| T <sub>IOIBUFDISABLE_HR</sub> | IBUF turn-on time from IBUFDISABLE to O output for HR I/O banks | 1.72        | 1.89       | 2.14 | ns    |
| T <sub>IOIBUFDISABLE_HP</sub> | IBUF turn-on time from IBUFDISABLE to O output for HP I/O banks | 1.31        | 1.46       | 1.76 | ns    |



Table 23: OLOGIC Switching Characteristics

| Symbol                                   | Description                                        | Speed Grade |            |            | Units   |
|------------------------------------------|----------------------------------------------------|-------------|------------|------------|---------|
|                                          |                                                    | -3          | -2/-2L/-2G | -1         |         |
| Setup/Hold                               |                                                    |             |            |            |         |
| T <sub>ODCK</sub> /T <sub>OCKD</sub>     | D1/D2 pins setup/hold with respect to CLK          | 0.45/−0.13  | 0.50/−0.13 | 0.58/−0.13 | ns      |
| T <sub>OOCECK</sub> /T <sub>OCKOCE</sub> | OCE pin setup/hold with respect to CLK             | 0.28/0.03   | 0.29/0.03  | 0.45/0.03  | ns      |
| T <sub>OSRCK</sub> /T <sub>OCKSR</sub>   | SR pin setup/hold with respect to CLK              | 0.32/0.18   | 0.38/0.18  | 0.70/0.18  | ns      |
| T <sub>OTCK</sub> /T <sub>OCKT</sub>     | T1/T2 pins setup/hold with respect to CLK          | 0.49/−0.16  | 0.56/−0.16 | 0.68/−0.16 | ns      |
| T <sub>OTCECK</sub> /T <sub>OCKTCE</sub> | TCE pin setup/hold with respect to CLK             | 0.28/0.01   | 0.30/0.01  | 0.45/0.01  | ns      |
| Combinatorial                            |                                                    |             |            |            |         |
| T <sub>ODQ</sub>                         | D1 to OQ out or T1 to TQ out                       | 0.73        | 0.81       | 0.97       | ns      |
| Sequential Delays                        |                                                    |             |            |            |         |
| T <sub>OCKQ</sub>                        | CLK to OQ/TQ out                                   | 0.41        | 0.43       | 0.49       | ns      |
| T <sub>RQ_OLOGICE2</sub>                 | SR pin to OQ/TQ out (HP I/O banks only)            | 0.63        | 0.70       | 0.83       | ns      |
| T <sub>GSRQ_OLOGICE2</sub>               | Global set/reset to Q outputs (HP I/O banks only)  | 7.60        | 7.60       | 10.51      | ns      |
| T <sub>RQ_OLOGICE3</sub>                 | SR pin to OQ/TQ out (HR I/O banks only)            | 0.63        | 0.70       | 0.83       | ns      |
| T <sub>GSRQ_OLOGICE3</sub>               | Global set/reset to Q outputs (HR I/O banks only)  | 7.60        | 7.60       | 10.51      | ns      |
| Set/Reset                                |                                                    |             |            |            |         |
| T <sub>RPW_OLOGICE2</sub>                | Minimum pulse width, SR inputs (HP I/O banks only) | 0.54        | 0.54       | 0.63       | ns, Min |
| T <sub>RPW_OLOGICE3</sub>                | Minimum pulse width, SR inputs (HR I/O banks only) | 0.54        | 0.54       | 0.63       | ns, Min |

Table 27: IO\_FIFO Switching Characteristics

| Symbol                                             | Description            | Speed Grade |            |            | Units |
|----------------------------------------------------|------------------------|-------------|------------|------------|-------|
|                                                    |                        | -3          | -2/-2L/-2G | -1         |       |
| IO_FIFO Clock to Out Delays                        |                        |             |            |            |       |
| T <sub>OFFCKO_DO</sub>                             | RDCLK to Q outputs     | 0.51        | 0.56       | 0.63       | ns    |
| T <sub>CKO_FLAGS</sub>                             | Clock to IO_FIFO flags | 0.59        | 0.62       | 0.81       | ns    |
| Setup/Hold                                         |                        |             |            |            |       |
| T <sub>CCK_D</sub> /T <sub>CKC_D</sub>             | D inputs to WRCLK      | 0.43/−0.01  | 0.47/−0.01 | 0.53/−0.01 | ns    |
| T <sub>IFFCKC_WREN</sub> /T <sub>IFFCKC_WREN</sub> | WREN to WRCLK          | 0.39/−0.01  | 0.43/−0.01 | 0.50/−0.01 | ns    |
| T <sub>OFFCKC_RDEN</sub> /T <sub>OFFCKC_RDEN</sub> | RDEN to RDCLK          | 0.49/0.01   | 0.53/0.02  | 0.61/0.02  | ns    |
| Minimum Pulse Width                                |                        |             |            |            |       |
| T <sub>PWH_IO_FIFO</sub>                           | RESET, RDCLK, WRCLK    | 0.81        | 0.92       | 1.08       | ns    |
| T <sub>PWL_IO_FIFO</sub>                           | RESET, RDCLK, WRCLK    | 0.81        | 0.92       | 1.08       | ns    |
| Maximum Frequency                                  |                        |             |            |            |       |
| F <sub>MAX</sub>                                   | RDCLK and WRCLK        | 533.05      | 470.37     | 400.00     | MHz   |

## CLB Switching Characteristics

Table 28: CLB Switching Characteristics

| Symbol                                                        | Description                                                                                      | Speed Grade |            |           | Units   |
|---------------------------------------------------------------|--------------------------------------------------------------------------------------------------|-------------|------------|-----------|---------|
|                                                               |                                                                                                  | -3          | -2/-2L/-2G | -1        |         |
| Combinatorial Delays                                          |                                                                                                  |             |            |           |         |
| T <sub>ILO</sub>                                              | An – Dn LUT address to A                                                                         | 0.05        | 0.05       | 0.06      | ns, Max |
| T <sub>ILO_2</sub>                                            | An – Dn LUT address to AMUX/CMUX                                                                 | 0.15        | 0.16       | 0.19      | ns, Max |
| T <sub>ILO_3</sub>                                            | An – Dn LUT address to BMUX_A                                                                    | 0.24        | 0.25       | 0.30      | ns, Max |
| T <sub>ITO</sub>                                              | An – Dn inputs to A – D Q outputs                                                                | 0.58        | 0.61       | 0.74      | ns, Max |
| T <sub>AXA</sub>                                              | AX inputs to AMUX output                                                                         | 0.38        | 0.40       | 0.49      | ns, Max |
| T <sub>AXB</sub>                                              | AX inputs to BMUX output                                                                         | 0.40        | 0.42       | 0.52      | ns, Max |
| T <sub>AXC</sub>                                              | AX inputs to CMUX output                                                                         | 0.39        | 0.41       | 0.50      | ns, Max |
| T <sub>AXD</sub>                                              | AX inputs to DMUX output                                                                         | 0.43        | 0.44       | 0.52      | ns, Max |
| T <sub>BXB</sub>                                              | BX inputs to BMUX output                                                                         | 0.31        | 0.33       | 0.40      | ns, Max |
| T <sub>BXD</sub>                                              | BX inputs to DMUX output                                                                         | 0.38        | 0.39       | 0.47      | ns, Max |
| T <sub>CXC</sub>                                              | CX inputs to CMUX output                                                                         | 0.27        | 0.28       | 0.34      | ns, Max |
| T <sub>CXD</sub>                                              | CX inputs to DMUX output                                                                         | 0.33        | 0.34       | 0.41      | ns, Max |
| T <sub>DXD</sub>                                              | DX inputs to DMUX output                                                                         | 0.32        | 0.33       | 0.40      | ns, Max |
| Sequential Delays                                             |                                                                                                  |             |            |           |         |
| T <sub>CKO</sub>                                              | Clock to AQ – DQ outputs                                                                         | 0.26        | 0.27       | 0.32      | ns, Max |
| T <sub>SHCKO</sub>                                            | Clock to AMUX – DMUX outputs                                                                     | 0.32        | 0.32       | 0.39      | ns, Max |
| Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK |                                                                                                  |             |            |           |         |
| T <sub>AS</sub> /T <sub>AH</sub>                              | A <sub>N</sub> – D <sub>N</sub> input to CLK on A – D flip-flops                                 | 0.01/0.12   | 0.02/0.13  | 0.03/0.18 | ns, Min |
| T <sub>DICK</sub> /T <sub>CKDI</sub>                          | A <sub>X</sub> – D <sub>X</sub> input to CLK on A – D flip-flops                                 | 0.04/0.14   | 0.04/0.14  | 0.05/0.20 | ns, Min |
|                                                               | A <sub>X</sub> – D <sub>X</sub> input through MUXs and/or carry logic to CLK on A – D flip-flops | 0.36/0.10   | 0.37/0.11  | 0.46/0.16 | ns, Min |
| T <sub>CECK_CLB</sub> /T <sub>CKCE_CLB</sub>                  | CE input to CLK on A – D flip-flops                                                              | 0.19/0.05   | 0.20/0.05  | 0.25/0.05 | ns, Min |
| T <sub>SRCK</sub> /T <sub>CKSR</sub>                          | SR input to CLK on A – D flip-flops                                                              | 0.30/0.05   | 0.31/0.07  | 0.37/0.09 | ns, Min |
| Set/Reset                                                     |                                                                                                  |             |            |           |         |
| T <sub>SRMIN</sub>                                            | SR input minimum pulse width                                                                     | 0.52        | 0.78       | 1.04      | ns, Min |
| T <sub>RQ</sub>                                               | Delay from SR input to AQ – DQ flip-flops                                                        | 0.38        | 0.38       | 0.46      | ns, Max |
| T <sub>CEO</sub>                                              | Delay from CE input to AQ – DQ flip-flops                                                        | 0.34        | 0.35       | 0.43      | ns, Max |
| F <sub>TOG</sub>                                              | Toggle frequency (for export control)                                                            | 1818        | 1818       | 1818      | MHz     |

## Block RAM and FIFO Switching Characteristics

Table 31: Block RAM and FIFO Switching Characteristics

| Symbol                                                               | Description                                                                                             | Speed Grade |            |            | Units   |
|----------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|-------------|------------|------------|---------|
|                                                                      |                                                                                                         | -3          | -2/-2L/-2G | -1         |         |
| Block RAM and FIFO Clock-to-Out Delays                               |                                                                                                         |             |            |            |         |
| T <sub>RCKO_DO</sub> and<br>T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>  | Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>                                    | 1.57        | 1.80       | 2.08       | ns, Max |
|                                                                      | Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>                                       | 0.54        | 0.63       | 0.75       | ns, Max |
| T <sub>RCKO_DO_ECC</sub> and<br>T <sub>RCKO_DO_ECC_REG</sub>         | Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>                           | 2.35        | 2.58       | 3.26       | ns, Max |
|                                                                      | Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>                              | 0.62        | 0.69       | 0.80       | ns, Max |
| T <sub>RCKO_DO_CASCOUT</sub> and<br>T <sub>RCKO_DO_CASCOUT_REG</sub> | Clock CLK to DOUT output with Cascade (without output register) <sup>(2)</sup>                          | 2.21        | 2.45       | 2.80       | ns, Max |
|                                                                      | Clock CLK to DOUT output with Cascade (with output register) <sup>(4)</sup>                             | 0.98        | 1.08       | 1.24       | ns, Max |
| T <sub>RCKO_FLAGS</sub>                                              | Clock CLK to FIFO flags outputs <sup>(6)</sup>                                                          | 0.65        | 0.74       | 0.89       | ns, Max |
| T <sub>RCKO_POINTERS</sub>                                           | Clock CLK to FIFO pointers outputs <sup>(7)</sup>                                                       | 0.79        | 0.87       | 0.98       | ns, Max |
| T <sub>RCKO_PARITY_ECC</sub>                                         | Clock CLK to ECCPARITY in ECC encode only mode                                                          | 0.66        | 0.72       | 0.80       | ns, Max |
| T <sub>RCKO_SDBIT_ECC</sub> and<br>T <sub>RCKO_SDBIT_ECC_REG</sub>   | Clock CLK to BITERR (without output register)                                                           | 2.17        | 2.38       | 3.01       | ns, Max |
|                                                                      | Clock CLK to BITERR (with output register)                                                              | 0.57        | 0.65       | 0.76       | ns, Max |
| T <sub>RCKO_RDADDR_ECC</sub> and<br>T <sub>RCKO_RDADDR_ECC_REG</sub> | Clock CLK to RDADDR output with ECC (without output register)                                           | 0.64        | 0.74       | 0.90       | ns, Max |
|                                                                      | Clock CLK to RDADDR output with ECC (with output register)                                              | 0.71        | 0.79       | 0.92       | ns, Max |
| Setup and Hold Times Before/After Clock CLK                          |                                                                                                         |             |            |            |         |
| T <sub>RCKC_ADDRA</sub> /T <sub>RCKC_ADDRA</sub>                     | ADDR inputs <sup>(8)</sup>                                                                              | 0.38/0.27   | 0.42/0.28  | 0.48/0.31  | ns, Min |
| T <sub>RDCK_DI_WF_NC</sub> /<br>T <sub>RCKD_DI_WF_NC</sub>           | Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup> | 0.49/0.51   | 0.55/0.53  | 0.63/0.57  | ns, Min |
| T <sub>RDCK_DI_RF</sub> /T <sub>RCKD_DI_RF</sub>                     | Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>               | 0.17/0.25   | 0.19/0.29  | 0.21/0.35  | ns, Min |
| T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>                   | DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>                                           | 0.42/0.37   | 0.47/0.39  | 0.53/0.43  | ns, Min |
| T <sub>RDCK_DI_ECCW</sub> /T <sub>RCKD_DI_ECCW</sub>                 | DIN inputs with block RAM ECC encode only <sup>(9)</sup>                                                | 0.79/0.37   | 0.87/0.39  | 0.99/0.43  | ns, Min |
| T <sub>RDCK_DI_ECC_FIFO</sub> /<br>T <sub>RCKD_DI_ECC_FIFO</sub>     | DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>                                                | 0.89/0.47   | 0.98/0.50  | 1.12/0.54  | ns, Min |
| T <sub>RCKC_INJECTBITERR</sub> /<br>T <sub>RCKC_INJECTBITERR</sub>   | Inject single/double bit error in ECC mode                                                              | 0.49/0.30   | 0.55/0.31  | 0.63/0.34  | ns, Min |
| T <sub>RCKC_EN</sub> /T <sub>RCKC_EN</sub>                           | Block RAM Enable (EN) input                                                                             | 0.30/0.17   | 0.33/0.18  | 0.38/0.20  | ns, Min |
| T <sub>RCKC_REGCE</sub> /T <sub>RCKC_REGCE</sub>                     | CE input of output register                                                                             | 0.21/0.13   | 0.25/0.13  | 0.31/0.14  | ns, Min |
| T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>                   | Synchronous RSTREG input                                                                                | 0.25/0.06   | 0.27/0.06  | 0.29/0.06  | ns, Min |
| T <sub>RCKC_RSTRAM</sub> /T <sub>RCKC_RSTRAM</sub>                   | Synchronous RSTRAM input                                                                                | 0.27/0.35   | 0.29/0.37  | 0.31/0.39  | ns, Min |
| T <sub>RCKC_WEA</sub> /T <sub>RCKC_WEA</sub>                         | Write Enable (WE) input (Block RAM only)                                                                | 0.38/0.15   | 0.41/0.16  | 0.46/0.17  | ns, Min |
| T <sub>RCKC_WREN</sub> /T <sub>RCKC_WREN</sub>                       | WREN FIFO inputs                                                                                        | 0.39/0.25   | 0.39/0.30  | 0.40/0.37  | ns, Min |
| T <sub>RCKC_RDEN</sub> /T <sub>RCKC_RDEN</sub>                       | RDEN FIFO inputs                                                                                        | 0.36/0.26   | 0.36/0.30  | 0.37/0.37  | ns, Min |
| Reset Delays                                                         |                                                                                                         |             |            |            |         |
| T <sub>RCO_FLAGS</sub>                                               | Reset RST to FIFO flags/pointers <sup>(10)</sup>                                                        | 0.76        | 0.83       | 0.93       | ns, Max |
| T <sub>RREC_RST</sub> /T <sub>RREM_RST</sub>                         | FIFO reset recovery and removal timing <sup>(11)</sup>                                                  | 1.59/–0.68  | 1.76/–0.68 | 2.01/–0.68 | ns, Max |

Table 32: DSP48E1 Switching Characteristics (Cont'd)

| Symbol                                                                   | Description                                              | Speed Grade |            |      | Units |
|--------------------------------------------------------------------------|----------------------------------------------------------|-------------|------------|------|-------|
|                                                                          |                                                          | -3          | -2/-2L/-2G | -1   |       |
| $T_{\text{DSPDO\_A\_P}}$                                                 | A input to P output not using multiplier                 | 1.30        | 1.48       | 1.76 | ns    |
| $T_{\text{DSPDO\_C\_P}}$                                                 | C input to P output                                      | 1.13        | 1.30       | 1.55 | ns    |
| <b>Combinatorial Delays from Input Pins to Cascading Output Pins</b>     |                                                          |             |            |      |       |
| $T_{\text{DSPDO\_}\{A; B\}\_ \{ACOUT; BCOUT\}}$                          | {A, B} input to {ACOUT, BCOUT} output                    | 0.47        | 0.53       | 0.63 | ns    |
| $T_{\text{DSPDO\_}\{A, B\}\_ \text{CARRYCASCOUT\_MULT}}$                 | {A, B} input to CARRYCASCOUT output using multiplier     | 3.44        | 3.94       | 4.69 | ns    |
| $T_{\text{DSPDO\_D\_CARRYCASCOUT\_MULT}}$                                | D input to CARRYCASCOUT output using multiplier          | 3.36        | 3.85       | 4.58 | ns    |
| $T_{\text{DSPDO\_}\{A, B\}\_ \text{CARRYCASCOUT}}$                       | {A, B} input to CARRYCASCOUT output not using multiplier | 1.50        | 1.72       | 2.04 | ns    |
| $T_{\text{DSPDO\_C\_CARRYCASCOUT}}$                                      | C input to CARRYCASCOUT output                           | 1.34        | 1.53       | 1.83 | ns    |
| <b>Combinatorial Delays from Cascading Input Pins to All Output Pins</b> |                                                          |             |            |      |       |
| $T_{\text{DSPDO\_ACIN\_P\_MULT}}$                                        | ACIN input to P output using multiplier                  | 3.09        | 3.55       | 4.24 | ns    |
| $T_{\text{DSPDO\_ACIN\_P}}$                                              | ACIN input to P output not using multiplier              | 1.16        | 1.33       | 1.59 | ns    |
| $T_{\text{DSPDO\_ACIN\_ACOUT}}$                                          | ACIN input to ACOUT output                               | 0.32        | 0.37       | 0.45 | ns    |
| $T_{\text{DSPDO\_ACIN\_CARRYCASCOUT\_MULT}}$                             | ACIN input to CARRYCASCOUT output using multiplier       | 3.30        | 3.79       | 4.52 | ns    |
| $T_{\text{DSPDO\_ACIN\_CARRYCASCOUT}}$                                   | ACIN input to CARRYCASCOUT output not using multiplier   | 1.37        | 1.57       | 1.87 | ns    |
| $T_{\text{DSPDO\_PCIN\_P}}$                                              | PCIN input to P output                                   | 0.94        | 1.08       | 1.29 | ns    |
| $T_{\text{DSPDO\_PCIN\_CARRYCASCOUT}}$                                   | PCIN input to CARRYCASCOUT output                        | 1.15        | 1.32       | 1.57 | ns    |
| <b>Clock to Outs from Output Register Clock to Output Pins</b>           |                                                          |             |            |      |       |
| $T_{\text{DSPCKO\_P\_PREG}}$                                             | CLK PREG to P output                                     | 0.33        | 0.35       | 0.39 | ns    |
| $T_{\text{DSPCKO\_CARRYCASCOUT\_PREG}}$                                  | CLK PREG to CARRYCASCOUT output                          | 0.44        | 0.50       | 0.59 | ns    |
| <b>Clock to Outs from Pipeline Register Clock to Output Pins</b>         |                                                          |             |            |      |       |
| $T_{\text{DSPCKO\_P\_MREG}}$                                             | CLK MREG to P output                                     | 1.42        | 1.64       | 1.96 | ns    |
| $T_{\text{DSPCKO\_CARRYCASCOUT\_MREG}}$                                  | CLK MREG to CARRYCASCOUT output                          | 1.63        | 1.87       | 2.24 | ns    |
| $T_{\text{DSPCKO\_P\_ADREG\_MULT}}$                                      | CLK ADREG to P output using multiplier                   | 2.30        | 2.63       | 3.13 | ns    |
| $T_{\text{DSPCKO\_CARRYCASCOUT\_ADREG\_MULT}}$                           | CLK ADREG to CARRYCASCOUT output using multiplier        | 2.51        | 2.87       | 3.41 | ns    |
| <b>Clock to Outs from Input Register Clock to Output Pins</b>            |                                                          |             |            |      |       |
| $T_{\text{DSPCKO\_P\_AREG\_MULT}}$                                       | CLK AREG to P output using multiplier                    | 3.34        | 3.83       | 4.55 | ns    |
| $T_{\text{DSPCKO\_P\_BREG}}$                                             | CLK BREG to P output not using multiplier                | 1.39        | 1.59       | 1.88 | ns    |
| $T_{\text{DSPCKO\_P\_CREG}}$                                             | CLK CREG to P output not using multiplier                | 1.43        | 1.64       | 1.95 | ns    |
| $T_{\text{DSPCKO\_P\_DREG\_MULT}}$                                       | CLK DREG to P output using multiplier                    | 3.32        | 3.80       | 4.51 | ns    |

## Clock Buffers and Networks

Table 33: Global Clock Switching Characteristics (Including BUFGCTRL)

| Symbol                              | Description                  | Speed Grade |            |           | Units |
|-------------------------------------|------------------------------|-------------|------------|-----------|-------|
|                                     |                              | -3          | -2/-2L/-2G | -1        |       |
| $T_{BCCCK\_CE}/T_{BCCCK\_CE}^{(1)}$ | CE pins setup/hold           | 0.12/0.30   | 0.14/0.38  | 0.26/0.38 | ns    |
| $T_{BCCCK\_S}/T_{BCCCK\_S}^{(1)}$   | S pins setup/hold            | 0.12/0.30   | 0.14/0.38  | 0.26/0.38 | ns    |
| $T_{BCKO\_O}^{(2)}$                 | BUFGCTRL delay from I/O to O | 0.08        | 0.10       | 0.12      | ns    |
| <b>Maximum Frequency</b>            |                              |             |            |           |       |
| $F_{MAX\_BUFG}$                     | Global clock tree (BUFG)     | 741.00      | 710.00     | 625.00    | MHz   |

**Notes:**

1.  $T_{BCCCK\_CE}$  and  $T_{BCCCK\_S}$  must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2.  $T_{BCKO\_O}$  (BUFG delay from I/O to O) values are the same as  $T_{BCKO\_O}$  values.

Table 34: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol                   | Description                    | Speed Grade |            |        | Units |
|--------------------------|--------------------------------|-------------|------------|--------|-------|
|                          |                                | -3          | -2/-2L/-2G | -1     |       |
| $T_{BIOCKO\_O}$          | Clock to out delay from I to O | 1.04        | 1.14       | 1.32   | ns    |
| <b>Maximum Frequency</b> |                                |             |            |        |       |
| $F_{MAX\_BUFIO}$         | I/O clock tree (BUFIO)         | 800.00      | 800.00     | 710.00 | MHz   |

Table 35: Regional Clock Buffer Switching Characteristics (BUFR)

| Symbol                   | Description                                                     | Speed Grade |            |        | Units |
|--------------------------|-----------------------------------------------------------------|-------------|------------|--------|-------|
|                          |                                                                 | -3          | -2/-2L/-2G | -1     |       |
| $T_{BRCKO\_O}$           | Clock to out delay from I to O                                  | 0.60        | 0.65       | 0.77   | ns    |
| $T_{BRCKO\_O\_BYP}$      | Clock to out delay from I to O with Divide Bypass attribute set | 0.30        | 0.32       | 0.38   | ns    |
| $T_{BRDO\_O}$            | Propagation delay from CLR to O                                 | 0.71        | 0.75       | 0.96   | ns    |
| <b>Maximum Frequency</b> |                                                                 |             |            |        |       |
| $F_{MAX\_BUFR}^{(1)}$    | Regional clock tree (BUFR)                                      | 600.00      | 540.00     | 450.00 | MHz   |

**Notes:**

1. The maximum input frequency to the BUFR and BUFMR is the BUFIO  $F_{MAX}$  frequency.

Table 36: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol                          | Description                    | Speed Grade |            |           | Units |
|---------------------------------|--------------------------------|-------------|------------|-----------|-------|
|                                 |                                | -3          | -2/-2L/-2G | -1        |       |
| $T_{BHCKO\_O}$                  | BUFH delay from I to O         | 0.10        | 0.11       | 0.13      | ns    |
| $T_{BHCKCK\_CE}/T_{BHCKCK\_CE}$ | CE pin setup and hold          | 0.20/0.16   | 0.23/0.20  | 0.38/0.21 | ns    |
| <b>Maximum Frequency</b>        |                                |             |            |           |       |
| $F_{MAX\_BUFH}$                 | Horizontal clock buffer (BUFH) | 741.00      | 710.00     | 625.00    | MHz   |

Table 37: Duty Cycle Distortion and Clock Tree Skew

| Symbol                 | Description                                            | Device     | Speed Grade |            |      | Units |
|------------------------|--------------------------------------------------------|------------|-------------|------------|------|-------|
|                        |                                                        |            | -3          | -2/-2L/-2G | -1   |       |
| T <sub>DCD_CLK</sub>   | Global clock tree duty cycle distortion <sup>(1)</sup> | All        | 0.20        | 0.20       | 0.20 | ns    |
| T <sub>CKSKEW</sub>    | Global clock tree skew <sup>(2)</sup>                  | XC7V585T   | 0.75        | 0.91       | 0.98 | ns    |
|                        |                                                        | XC7V2000T  | N/A         | 0.39       | 0.39 | ns    |
|                        |                                                        | XC7VX330T  | 0.60        | 0.74       | 0.79 | ns    |
|                        |                                                        | XC7VX415T  | 0.76        | 0.84       | 0.91 | ns    |
|                        |                                                        | XC7VX485T  | 0.60        | 0.74       | 0.79 | ns    |
|                        |                                                        | XC7VX550T  | 0.73        | 0.88       | 0.96 | ns    |
|                        |                                                        | XC7VX690T  | 0.73        | 0.88       | 0.96 | ns    |
|                        |                                                        | XC7VX980T  | N/A         | 0.91       | 0.98 | ns    |
|                        |                                                        | XC7VX1140T | N/A         | 0.39       | 0.39 | ns    |
| T <sub>DCD_BUFIN</sub> | I/O clock tree duty cycle distortion                   | All        | 0.12        | 0.12       | 0.12 | ns    |
| T <sub>BUFIOSKEW</sub> | I/O clock tree skew across one clock region            | All        | 0.02        | 0.02       | 0.02 | ns    |
| T <sub>DCD_BUFR</sub>  | Regional clock tree duty cycle distortion              | All        | 0.15        | 0.15       | 0.15 | ns    |

**Notes:**

- These parameters represent the worst-case duty cycle distortion observable at the I/O flip-flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The T<sub>CKSKEW</sub> value represents the worst-case clock-tree skew observable between sequential I/O elements in a single SLR. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer tools to evaluate clock skew specific to your application.

## MMCM Switching Characteristics

Table 38: MMCM Specification

| Symbol                          | Description                                            | Speed Grade                             |            |         | Units |
|---------------------------------|--------------------------------------------------------|-----------------------------------------|------------|---------|-------|
|                                 |                                                        | -3                                      | -2/-2L/-2G | -1      |       |
| MMCM_F <sub>INMAX</sub>         | Maximum input clock frequency                          | 1066.00                                 | 933.00     | 800.00  | MHz   |
| MMCM_F <sub>INMIN</sub>         | Minimum input clock frequency                          | 10                                      | 10         | 10      | MHz   |
| MMCM_F <sub>INJITTER</sub>      | Maximum input clock period jitter                      | < 20% of clock input period or 1 ns Max |            |         |       |
| MMCM_F <sub>INDUTY</sub>        | Allowable input duty cycle: 10—49 MHz                  | 25                                      | 25         | 25      | %     |
|                                 | Allowable input duty cycle: 50—199 MHz                 | 30                                      | 30         | 30      | %     |
|                                 | Allowable input duty cycle: 200—399 MHz                | 35                                      | 35         | 35      | %     |
|                                 | Allowable input duty cycle: 400—499 MHz                | 40                                      | 40         | 40      | %     |
|                                 | Allowable input duty cycle: >500 MHz                   | 45                                      | 45         | 45      | %     |
| MMCM_F <sub>MIN_PSCLK</sub>     | Minimum dynamic phase shift clock frequency            | 0.01                                    | 0.01       | 0.01    | MHz   |
| MMCM_F <sub>MAX_PSCLK</sub>     | Maximum dynamic phase shift clock frequency            | 550.00                                  | 500.00     | 450.00  | MHz   |
| MMCM_F <sub>VCOMIN</sub>        | Minimum MMCM VCO frequency                             | 600.00                                  | 600.00     | 600.00  | MHz   |
| MMCM_F <sub>VCOMAX</sub>        | Maximum MMCM VCO frequency                             | 1600.00                                 | 1440.00    | 1200.00 | MHz   |
| MMCM_F <sub>BANDWIDTH</sub>     | Low MMCM bandwidth at typical <sup>(1)</sup>           | 1.00                                    | 1.00       | 1.00    | MHz   |
|                                 | High MMCM bandwidth at typical <sup>(1)</sup>          | 4.00                                    | 4.00       | 4.00    | MHz   |
| MMCM_T <sub>STATPHAOFFSET</sub> | Static phase offset of the MMCM outputs <sup>(2)</sup> | 0.12                                    | 0.12       | 0.12    | ns    |
| MMCM_T <sub>OUTJITTER</sub>     | MMCM output jitter                                     | Note 3                                  |            |         |       |
| MMCM_T <sub>OUTDUTY</sub>       | MMCM output clock duty cycle precision <sup>(4)</sup>  | 0.20                                    | 0.20       | 0.20    | ns    |

Table 63: CEI-6G and CEI-11G Protocol Characteristics (GTX Transceivers)

| Description                                      | Line Rate (Mb/s) | Interface     | Min   | Max | Units |
|--------------------------------------------------|------------------|---------------|-------|-----|-------|
| CEI-6G Transmitter Jitter Generation             |                  |               |       |     |       |
| Total transmitter jitter <sup>(1)</sup>          | 4976–6375        | CEI-6G-SR     | –     | 0.3 | UI    |
|                                                  |                  | CEI-6G-LR     | –     | 0.3 | UI    |
| CEI-6G Receiver High Frequency Jitter Tolerance  |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(1)</sup>   | 4976–6375        | CEI-6G-SR     | 0.6   | –   | UI    |
|                                                  |                  | CEI-6G-LR     | 0.95  | –   | UI    |
| CEI-11G Transmitter Jitter Generation            |                  |               |       |     |       |
| Total transmitter jitter <sup>(2)</sup>          | 9950–11100       | CEI-11G-SR    | –     | 0.3 | UI    |
|                                                  |                  | CEI-11G-LR/MR | –     | 0.3 | UI    |
| CEI-11G Receiver High Frequency Jitter Tolerance |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(2)</sup>   | 9950–11100       | CEI-11G-SR    | 0.65  | –   | UI    |
|                                                  |                  | CEI-11G-MR    | 0.65  | –   | UI    |
|                                                  |                  | CEI-11G-LR    | 0.825 | –   | UI    |

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 64: SFP+ Protocol Characteristics (GTX Transceivers)

| Description                              | Line Rate (Mb/s)       | Min | Max  | Units |
|------------------------------------------|------------------------|-----|------|-------|
| SFP+ Transmitter Jitter Generation       |                        |     |      |       |
| Total transmitter jitter                 | 9830.40 <sup>(1)</sup> | –   | 0.28 | UI    |
|                                          | 9953.00                |     |      |       |
|                                          | 10312.50               |     |      |       |
|                                          | 10518.75               |     |      |       |
|                                          | 11100.00               |     |      |       |
| SFP+ Receiver Frequency Jitter Tolerance |                        |     |      |       |
| Total receiver jitter tolerance          | 9830.40 <sup>(1)</sup> | 0.7 | –    | UI    |
|                                          | 9953.00                |     |      |       |
|                                          | 10312.50               |     |      |       |
|                                          | 10518.75               |     |      |       |
|                                          | 11100.00               |     |      |       |

**Notes:**

1. Line rated used for CPRI over SFP+ applications.



Table 70: GTH Transceiver Reference Clock Switching Characteristics

| Symbol      | Description                     | Conditions           | All Speed Grades |     |     | Units |
|-------------|---------------------------------|----------------------|------------------|-----|-----|-------|
|             |                                 |                      | Min              | Typ | Max |       |
| $F_{GCLK}$  | Reference clock frequency range |                      | 60               | –   | 820 | MHz   |
| $T_{RCLK}$  | Reference clock rise time       | 20% – 80%            | –                | 200 | –   | ps    |
| $T_{FCLK}$  | Reference clock fall time       | 80% – 20%            | –                | 200 | –   | ps    |
| $T_{DCREF}$ | Reference clock duty cycle      | Transceiver PLL only | 40               | 50  | 60  | %     |




Figure 6: Reference Clock Timing Parameters

Table 71: GTH Transceiver PLL/Lock Time Adaptation

| Symbol      | Description                                                                                             | Conditions                                                                                                                                        | All Speed Grades |        |                   | Units |
|-------------|---------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|------------------|--------|-------------------|-------|
|             |                                                                                                         |                                                                                                                                                   | Min              | Typ    | Max               |       |
| $T_{LOCK}$  | Initial PLL lock                                                                                        |                                                                                                                                                   | –                | –      | 1                 | ms    |
| $T_{DLOCK}$ | Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).             | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | –                | 50,000 | $37 \times 10^6$  | UI    |
|             | Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled. |                                                                                                                                                   | –                | 50,000 | $2.3 \times 10^6$ | UI    |

Table 73: GTH Transceiver Transmitter Switching Characteristics (Cont'd)

| Symbol                 | Description                            | Condition                | Min | Typ | Max  | Units |
|------------------------|----------------------------------------|--------------------------|-----|-----|------|-------|
| TJ <sub>8.0_CPLL</sub> | Total jitter <sup>(3)(4)</sup>         | 8.0 Gb/s                 | –   | –   | 0.32 | UI    |
| DJ <sub>8.0_CPLL</sub> | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.17 | UI    |
| TJ <sub>6.6_QPLL</sub> | Total jitter <sup>(2)(4)</sup>         | 6.6 Gb/s                 | –   | –   | 0.28 | UI    |
| DJ <sub>6.6_QPLL</sub> | Deterministic jitter <sup>(2)(4)</sup> |                          | –   | –   | 0.17 | UI    |
| TJ <sub>6.6_CPLL</sub> | Total jitter <sup>(3)(4)</sup>         | 6.6 Gb/s                 | –   | –   | 0.30 | UI    |
| DJ <sub>6.6_CPLL</sub> | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>5.0</sub>      | Total jitter <sup>(3)(4)</sup>         | 5.0 Gb/s                 | –   | –   | 0.30 | UI    |
| DJ <sub>5.0</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>4.25</sub>     | Total jitter <sup>(3)(4)</sup>         | 4.25 Gb/s                | –   | –   | 0.30 | UI    |
| DJ <sub>4.25</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>3.75</sub>     | Total jitter <sup>(3)(4)</sup>         | 3.75 Gb/s                | –   | –   | 0.30 | UI    |
| DJ <sub>3.75</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.15 | UI    |
| TJ <sub>3.20</sub>     | Total jitter <sup>(3)(4)</sup>         | 3.20 Gb/s <sup>(5)</sup> | –   | –   | 0.2  | UI    |
| DJ <sub>3.20</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.1  | UI    |
| TJ <sub>3.20L</sub>    | Total jitter <sup>(3)(4)</sup>         | 3.20 Gb/s <sup>(6)</sup> | –   | –   | 0.32 | UI    |
| DJ <sub>3.20L</sub>    | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.16 | UI    |
| TJ <sub>2.5</sub>      | Total jitter <sup>(3)(4)</sup>         | 2.5 Gb/s <sup>(7)</sup>  | –   | –   | 0.20 | UI    |
| DJ <sub>2.5</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.08 | UI    |
| TJ <sub>1.25</sub>     | Total jitter <sup>(3)(4)</sup>         | 1.25 Gb/s <sup>(8)</sup> | –   | –   | 0.15 | UI    |
| DJ <sub>1.25</sub>     | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.06 | UI    |
| TJ <sub>500</sub>      | Total jitter <sup>(3)(4)</sup>         | 500 Mb/s                 | –   | –   | 0.1  | UI    |
| DJ <sub>500</sub>      | Deterministic jitter <sup>(3)(4)</sup> |                          | –   | –   | 0.03 | UI    |

**Notes:**

- Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTH Quads).
- Using QPLL\_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- Using CPLL\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit-error ratio of 1e<sup>-12</sup>.
- CPLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
- CPLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
- CPLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

## GTH Transceiver Protocol Jitter Characteristics

For [Table 75](#) through [Table 80](#), the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)) contains recommended settings for optimal usage of protocol specific characteristics.

**Table 75: Gigabit Ethernet Protocol Characteristics (GTH Transceivers)**

| Description                                                      | Line Rate (Mb/s) | Min   | Max  | Units |
|------------------------------------------------------------------|------------------|-------|------|-------|
| <b>Gigabit Ethernet Transmitter Jitter Generation</b>            |                  |       |      |       |
| Total transmitter jitter (T <sub>TJ</sub> )                      | 1250             | –     | 0.24 | UI    |
| <b>Gigabit Ethernet Receiver High Frequency Jitter Tolerance</b> |                  |       |      |       |
| Total receiver jitter tolerance                                  | 1250             | 0.749 | –    | UI    |

**Table 76: XAUI Protocol Characteristics (GTH Transceivers)**

| Description                                          | Line Rate (Mb/s) | Min  | Max  | Units |
|------------------------------------------------------|------------------|------|------|-------|
| <b>XAUI Transmitter Jitter Generation</b>            |                  |      |      |       |
| Total transmitter jitter (T <sub>TJ</sub> )          | 3125             | –    | 0.35 | UI    |
| <b>XAUI Receiver High Frequency Jitter Tolerance</b> |                  |      |      |       |
| Total receiver jitter tolerance                      | 3125             | 0.65 | –    | UI    |

**Table 77: PCI Express Protocol Characteristics (GTH Transceivers)<sup>(1)</sup>**

| Standard                                             | Description                                   |                  | Line Rate (Mb/s) | Min    | Max   | Units |
|------------------------------------------------------|-----------------------------------------------|------------------|------------------|--------|-------|-------|
| PCI Express Transmitter Jitter Generation            |                                               |                  |                  |        |       |       |
| PCI Express Gen 1                                    | Total transmitter jitter                      |                  | 2500             | –      | 0.25  | UI    |
| PCI Express Gen 2                                    | Total transmitter jitter                      |                  | 5000             | –      | 0.25  | UI    |
| PCI Express Gen 3 <sup>(2)</sup>                     | Total transmitter jitter uncorrelated         |                  | 8000             | –      | 31.25 | ps    |
|                                                      | Deterministic transmitter jitter uncorrelated |                  |                  | –      | 12    | ps    |
| PCI Express Receiver High Frequency Jitter Tolerance |                                               |                  |                  |        |       |       |
| PCI Express Gen 1                                    | Total receiver jitter tolerance               |                  | 2500             | 0.65   | –     | UI    |
| PCI Express Gen 2 <sup>(3)</sup>                     | Receiver inherent timing error                |                  | 5000             | 0.40   | –     | UI    |
|                                                      | Receiver inherent deterministic timing error  |                  |                  | 0.30   | –     | UI    |
| PCI Express Gen 3 <sup>(2)</sup>                     | Receiver sinusoidal jitter tolerance          | 0.03 MHz–1.0 MHz | 8000             | 1.00   | –     | UI    |
|                                                      |                                               | 1.0 MHz–10 MHz   |                  | Note 4 | –     | UI    |
|                                                      |                                               | 10 MHz–100 MHz   |                  | 0.10   | –     | UI    |

### Notes:

1. Tested per card electromechanical (CEM) methodology.
2. PCI-SIG 3.0 certification and compliance test boards are currently not available.
3. Using common REFCLK.
4. Between 1 MHz and 10 MHz the minimum sinusoidal jitter roll-off with a slope of 20dB/decade.

Table 82: XADC Specifications (Cont'd)

| Parameter                           | Symbol     | Comments/Conditions                                                                    | Min    | Typ  | Max    | Units |
|-------------------------------------|------------|----------------------------------------------------------------------------------------|--------|------|--------|-------|
| <b>XADC Reference<sup>(5)</sup></b> |            |                                                                                        |        |      |        |       |
| External Reference                  | $V_{REFP}$ | Externally supplied reference voltage                                                  | 1.20   | 1.25 | 1.30   | V     |
| On-Chip Reference                   |            | Ground $V_{REFP}$ pin to AGND,<br>$T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ | 1.2375 | 1.25 | 1.2625 | V     |

**Notes:**

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for new BitGen option XADCEnhancedLinearity = ON.
- For a detailed description, see the ADC chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* (UG480).
- For a detailed description, see the Timing chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* (UG480).
- Any variation in the reference voltage from the nominal  $V_{REFP} = 1.25\text{V}$  and  $V_{REFN} = 0\text{V}$  will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by  $\pm 4\%$  is permitted. On-chip reference variation is  $\pm 1\%$ .

## Configuration Switching Characteristics

Table 83: Configuration Switching Characteristics

| Symbol                             | Description                                                    | Virtex-7 T and XT Devices | Speed Grade |            |        | Units       |
|------------------------------------|----------------------------------------------------------------|---------------------------|-------------|------------|--------|-------------|
|                                    |                                                                |                           | -3          | -2/-2L/-2G | -1     |             |
| Power-up Timing Characteristics    |                                                                |                           |             |            |        |             |
| T <sub>PL</sub> <sup>(1)</sup>     | Program latency                                                |                           | 5           | 5          | 5      | ms, Max     |
| T <sub>POR</sub> <sup>(1)</sup>    | Power-on reset (50ms ramp rate time)                           |                           | 10/50       | 10/50      | 10/50  | ms, Min/Max |
|                                    | Power-on reset (1ms ramp rate time)                            |                           | 10/35       | 10/35      | 10/35  | ms, Min/Max |
| T <sub>PROGRAM</sub>               | Program pulse width                                            |                           | 250         | 250        | 250    | ns, Min     |
| CCLK Output (Master Mode)          |                                                                |                           |             |            |        |             |
| T <sub>ICCK</sub>                  | Master CCLK output delay                                       |                           | 150         | 150        | 150    | ns, Min     |
| T <sub>MCCKL</sub>                 | Master CCLK clock Low time duty cycle                          |                           | 40/60       | 40/60      | 40/60  | %, Min/Max  |
| T <sub>MCCKH</sub>                 | Master CCLK clock High time duty cycle                         |                           | 40/60       | 40/60      | 40/60  | %, Min/Max  |
| F <sub>MCCK</sub>                  | Master CCLK frequency                                          |                           | 100         | 100        | 100    | MHz, Max    |
|                                    | Master CCLK frequency for AES encrypted x16                    |                           | 50          | 50         | 50     | MHz, Max    |
| F <sub>MCCK_START</sub>            | Master CCLK frequency at start of configuration                |                           | 3           | 3          | 3      | MHz, Typ    |
| F <sub>MCCKTOL</sub>               | Frequency tolerance, master mode with respect to nominal CCLK. |                           | ±50         | ±50        | ±50    | %, Max      |
| CCLK Input (Slave Modes)           |                                                                |                           |             |            |        |             |
| T <sub>SCCKL</sub>                 | Slave CCLK clock minimum Low time                              |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| T <sub>SCCKH</sub>                 | Slave CCLK clock minimum High time                             |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| F <sub>SCCK</sub>                  | Slave CCLK frequency                                           |                           | 100         | 100        | 100    | MHz, Max    |
| EMCCLK Input (Master Mode)         |                                                                |                           |             |            |        |             |
| T <sub>EMCCKL</sub>                | External master CCLK Low time                                  |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| T <sub>EMCCKH</sub>                | External master CCLK High time                                 |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| F <sub>EMCCK</sub>                 | External master CCLK frequency                                 |                           | 100         | 100        | 100    | MHz, Max    |
| Internal Configuration Access Port |                                                                |                           |             |            |        |             |
| F <sub>ICAPCK</sub>                | Internal configuration access port (ICAPE2)                    |                           | 100.00      | 100.00     | 100.00 | MHz, Max    |

| Date       | Version | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 08/03/2012 | 1.5     | <p>Updated the descriptions, changed <math>V_{IN}</math> and <a href="#">Note 2</a> and added <a href="#">Note 4</a> in <a href="#">Table 1</a>. In <a href="#">Table 2</a>, changed descriptions and notes, removed <a href="#">Note 7</a>, changed GTX transceiver parameters and values and added <a href="#">Note 12</a> and <a href="#">Note 13</a>. Updated parameters in <a href="#">Table 3</a>. Added <a href="#">Table 4</a> and <a href="#">Table 5</a>. Updated the values for in <a href="#">Table 7</a>. Updated LVCMOS12 and the SSTLs in <a href="#">Table 9</a>. Updated many of the specifications in <a href="#">Table 10</a> and <a href="#">Table 11</a>.</p> <p>Updated the <a href="#">AC Switching Characteristics</a> section, based upon <a href="#">Table 14</a>, for the ISE 14.2 speed specifications throughout the document with appropriate changes to <a href="#">Table 15</a> and <a href="#">Table 16</a> including production release of the XC7VX485T in the -2 and -1 speed designations.</p> <p>Added notes and specifications to <a href="#">Table 18</a>. Updated the <a href="#">IOB Pad Input/Output/3-State</a> discussion and changed <a href="#">Table 21</a> by adding <math>T_{IOIBUFDISABLE}</math>.</p> <p>Removed many of the combinatorial delay specifications and <math>T_{CINCK}/T_{CKCIN}</math> from <a href="#">Table 28</a>.</p> <p>Rearranged <a href="#">Table 51</a> including moving some parameters to <a href="#">Table 1</a>. Added <a href="#">Table 56</a>. Updated <a href="#">Table 57</a>. In <a href="#">Table 59</a>, updated SJ Jitter Tolerance with Stressed Eye section, <a href="#">page 48</a> and <a href="#">Note 8</a>. Added <a href="#">Note 1</a>, <a href="#">Note 2</a>, and <a href="#">Note 3</a> to <a href="#">Table 62</a>. Added <a href="#">Note 1</a> and <a href="#">Note 2</a> to <a href="#">Table 63</a>, and line rate ranges. Updated <a href="#">Table 64</a> including adding <a href="#">Note 1</a>. Updated <a href="#">Table 65</a> including adding <a href="#">Note 1</a>. In <a href="#">Table 82</a> updated <a href="#">Note 1</a> and added <a href="#">Note 4</a>. In <a href="#">Table 83</a>, updated <math>T_{POR}</math> and <math>F_{EMCK}</math>.</p> |
| 09/20/2012 | 1.6     | <p>Removed the XC7V1500T device from data sheet. In <a href="#">Table 2</a>, revised <math>V_{CCINT}</math> and <math>V_{CCBRAM}</math> and added <a href="#">Note 3</a>. Updated some of the values in <a href="#">Table 7</a>. Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7V585T in the -2 and -1 speed designations. Added values for the XC7V585T in <a href="#">Table 50</a>. Updated <a href="#">Note 2</a> in <a href="#">Table 58</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 09/26/2012 | 1.7     | <p>Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7VX485T in the -3 speed designation.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 10/19/2012 | 1.8     | <p>Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7VX485T in the -2L (1.0V) speed designation.</p> <p>Removed -2L (0.9V) speed specifications from data sheet, this change includes edits to <math>V_{CCINT}</math> and <math>V_{CCBRAM}</math> in <a href="#">Table 2</a>, editing <a href="#">Note 1</a> and removing <a href="#">Note 2</a> in <a href="#">Table 53</a>. Also in <a href="#">Table 53</a>, updated the <math>F_{GTXMAX}</math>, <math>F_{GTXQRANGE1}</math>, and <math>F_{GQPLLRange1}</math> specification for -1 speed grade from 6.6 Gb/s to 8.0 Gb/s. Edited <a href="#">Note 4</a> in <a href="#">Table 57</a> and <a href="#">Note 3</a> in <a href="#">Table 72</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 12/12/2012 | 1.9     | <p>Updated the <a href="#">AC Switching Characteristics</a> section, based upon <a href="#">Table 14</a>, for the ISE 14.3 speed specifications throughout the document. Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7V585T in the -3 and -2L(1.0V) speed designations. Updated the notes in <a href="#">Table 50</a>.</p> <p>Updated <a href="#">GTH Transceiver Specifications</a> including removal of GTH Transceiver DC Characteristics section (use the XPE (download at <a href="http://www.xilinx.com/power">http://www.xilinx.com/power</a>). Updated <a href="#">Table 68</a> and added <a href="#">Table 71</a>, <a href="#">Table 73</a>, and <a href="#">Table 74</a>. Removed <a href="#">Note 4</a> from <a href="#">Table 82</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 12/24/2012 | 1.10    | <p>Updated the <a href="#">AC Switching Characteristics</a> section, based upon <a href="#">Table 14</a>, for the ISE 14.4 and Vivado 2012.4 speed specifications throughout the document. Revised the XC7V2000T in the -1 and -2 speed designations <a href="#">Table 15</a> to preliminary.</p> <p>Added the <a href="#">GTH Transceiver Protocol Jitter Characteristics</a> section. Updated <math>T_{TCKTDO}</math> and added <a href="#">Internal Configuration Access Port</a> section to <a href="#">Table 83</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 01/31/2013 | 1.11    | <p>Added <a href="#">Note 2</a> to <a href="#">Table 2</a>. Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7V2000T in the -1 and -2 speed specifications. Updated <a href="#">Note 1</a> in <a href="#">Table 35</a>. Updated the notes in <a href="#">Table 37</a>, <a href="#">Table 40</a> through <a href="#">Table 43</a>, <a href="#">Table 46</a>, and <a href="#">Table 47</a>. In <a href="#">Table 66</a>, updated <math>D_{VPPIN}</math>. In <a href="#">Table 67</a>, updated <math>V_{IDIFF}</math>. Removed <math>T_{LOCK}</math> and <math>T_{PHASE}</math> from <a href="#">Table 70</a>. Updated <math>T_{DLOCK}</math> in <a href="#">Table 71</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 03/07/2013 | 1.12    | <p>Updated the <a href="#">AC Switching Characteristics</a> section, based upon <a href="#">Table 14</a>, for the ISE 14.5 and Vivado 2013.1 speed specifications throughout the document. Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7VX690T.</p> <p>Revised <math>D_{VPPOUT}</math> in <a href="#">Table 66</a>. Updated values in <a href="#">Table 67</a> and <a href="#">Table 74</a>. Removed <a href="#">Note 1</a> from <a href="#">Table 68</a>. Updated <math>MMCM\_F_{PFDMAX}</math> in <a href="#">Table 38</a> and <math>PLL\_F_{PFDMAX}</math> in <a href="#">Table 39</a>. Added skew values to <a href="#">Table 50</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |