



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                               |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                        |
| Number of LABs/CLBs            | 37950                                                                                                                                         |
| Number of Logic Elements/Cells | 485760                                                                                                                                        |
| Total RAM Bits                 | 37969920                                                                                                                                      |
| Number of I/O                  | 700                                                                                                                                           |
| Number of Gates                | -                                                                                                                                             |
| Voltage - Supply               | 0.97V ~ 1.03V                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                 |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                            |
| Package / Case                 | 1760-BBGA, FCBGA                                                                                                                              |
| Supplier Device Package        | 1761-FCBGA (42.5x42.5)                                                                                                                        |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc7vx485t-1ffg1761i">https://www.e-xfl.com/product-detail/xilinx/xc7vx485t-1ffg1761i</a> |

Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)

| Symbol             | Description                                                                                  | Min  | Max  | Units |
|--------------------|----------------------------------------------------------------------------------------------|------|------|-------|
| $V_{MGTAVTTRCAL}$  | Analog supply voltage for the resistor calibration circuit of the GTX/GTH transceiver column | -0.5 | 1.32 | V     |
| $V_{IN}$           | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage                          | -0.5 | 1.26 | V     |
| $I_{DCIN}$         | DC input current for receiver input pins DC coupled $V_{MGTAVTT} = 1.2V$                     | –    | 14   | mA    |
| $I_{DCOUT}$        | DC output current for transmitter pins DC coupled $V_{MGTAVTT} = 1.2V$                       | –    | 14   | mA    |
| <b>XADC</b>        |                                                                                              |      |      |       |
| $V_{CCADC}$        | XADC supply relative to GNDADC                                                               | -0.5 | 2.0  | V     |
| $V_{REFP}$         | XADC reference input relative to GNDADC                                                      | -0.5 | 2.0  | V     |
| <b>Temperature</b> |                                                                                              |      |      |       |
| $T_{STG}$          | Storage temperature (ambient)                                                                | -65  | 150  | °C    |
| $T_{SOL}$          | Maximum soldering temperature for Pb/Sn component bodies <sup>(6)</sup>                      | –    | +220 | °C    |
|                    | Maximum soldering temperature for Pb-free component bodies <sup>(6)</sup>                    | –    | +260 | °C    |
| $T_j$              | Maximum junction temperature <sup>(6)</sup>                                                  | –    | +125 | °C    |

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to the *7 Series FPGAs SelectIO Resources User Guide* (UG471).
- The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see Table 4 and Table 5.
- See Table 10 for TMD5\_33 specifications.
- For soldering guidelines and thermal considerations, see the *7 Series FPGA Packaging and Pinout Specification* (UG475).

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup>

| Symbol              | Description                                                                                                                       | Min   | Typ  | Max             | Units |
|---------------------|-----------------------------------------------------------------------------------------------------------------------------------|-------|------|-----------------|-------|
| <b>FPGA Logic</b>   |                                                                                                                                   |       |      |                 |       |
| $V_{CCINT}^{(3)}$   | Internal supply voltage                                                                                                           | 0.97  | 1.00 | 1.03            | V     |
|                     | Internal supply voltage for -1C devices with voltage identification (VID) bit programmed to run at 0.9V typical <sup>(4)</sup> .  | 0.87  | 0.90 | 0.93            | V     |
| $V_{CCBRAM}^{(3)}$  | Block RAM supply voltage                                                                                                          | 0.97  | 1.00 | 1.03            | V     |
|                     | Block RAM supply voltage for -1C devices with voltage identification (VID) bit programmed to run at 0.9V typical <sup>(4)</sup> . | 0.87  | 0.90 | 1.03            | V     |
| $V_{CCAUX}$         | Auxiliary supply voltage                                                                                                          | 1.71  | 1.80 | 1.89            | V     |
| $V_{CCO}^{(5)(6)}$  | Supply voltage for 3.3V HR I/O banks                                                                                              | 1.14  | –    | 3.465           | V     |
|                     | Supply voltage for 1.8V HP I/O banks                                                                                              | 1.14  | –    | 1.89            | V     |
| $V_{CCAUX\_IO}$     | Auxiliary supply voltage when set to 1.8V                                                                                         | 1.71  | 1.80 | 1.89            | V     |
|                     | Auxiliary supply voltage when set to 2.0V                                                                                         | 1.94  | 2.00 | 2.06            | V     |
| $V_{IN}^{(7)}$      | I/O input voltage                                                                                                                 | -0.20 | –    | $V_{CCO} + 0.2$ | V     |
|                     | I/O input voltage (when $V_{CCO} = 3.3V$ ) for $V_{REF}$ and differential I/O standards except TMD5_33 <sup>(8)</sup>             | -0.20 | –    | 2.625           | V     |
| $I_{IN}^{(9)}$      | Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.                              | –     | –    | 10              | mA    |
| $V_{CCBATT}^{(10)}$ | Battery voltage                                                                                                                   | 1.0   | –    | 1.89            | V     |

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup> (Cont'd)

| Symbol                          | Description                                                                                                   | Min  | Typ  | Max  | Units |
|---------------------------------|---------------------------------------------------------------------------------------------------------------|------|------|------|-------|
| <b>GTX and GTH Transceivers</b> |                                                                                                               |      |      |      |       |
| $V_{MGTAVCC}^{(11)}$            | Analog supply voltage for the GTX/GTH transceiver QPLL frequency range $\leq 10.3125$ GHz <sup>(12)(13)</sup> | 0.97 | 1.0  | 1.08 | V     |
|                                 | Analog supply voltage for the GTX/GTH transceiver QPLL frequency range $> 10.3125$ GHz                        | 1.02 | 1.05 | 1.08 | V     |
| $V_{MGTAVTT}^{(11)}$            | Analog supply voltage for the GTX/GTH transmitter and receiver termination circuits                           | 1.17 | 1.2  | 1.23 | V     |
| $V_{MGTVCCAUX}^{(11)}$          | Auxiliary analog Quad PLL (QPLL) voltage supply for the transceivers                                          | 1.75 | 1.80 | 1.85 | V     |
| $V_{MGTAVTTRCAL}^{(11)}$        | Analog supply voltage for the resistor calibration circuit of the GTX/GTH transceiver column                  | 1.17 | 1.2  | 1.23 | V     |
| <b>XADC</b>                     |                                                                                                               |      |      |      |       |
| $V_{CCADC}$                     | XADC supply relative to GNDADC                                                                                | 1.71 | 1.80 | 1.89 | V     |
| $V_{REFP}$                      | Externally supplied reference voltage                                                                         | 1.20 | 1.25 | 1.30 | V     |
| <b>Temperature</b>              |                                                                                                               |      |      |      |       |
| $T_j$                           | Junction temperature operating range for commercial (C) temperature devices                                   | 0    | –    | 85   | °C    |
|                                 | Junction temperature operating range for extended (E) temperature devices                                     | 0    | –    | 100  | °C    |
|                                 | Junction temperature operating range for industrial (I) temperature devices                                   | –40  | –    | 100  | °C    |

**Notes:**

- All voltages are relative to ground.
- For the design of the power distribution system, consult the *7 Series FPGAs PCB Design and Pin Planning Guide* ([UG483](#)).
- $V_{CCINT}$  and  $V_{CCBRAM}$  should be connected to the same supply.
- For more information on the VID bit see the *Lowering Power using the Voltage Identification Bit* application note ([XAPP555](#)).
- Configuration data is retained even if  $V_{CCO}$  drops to 0V.
- Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
- The lower absolute voltage specification always applies.
- See [Table 10](#) for TMD5\_33 specifications.
- A total of 200 mA per bank should not be exceeded.
- $V_{CCBATT}$  is required only when using bitstream encryption. If battery is not used, connect  $V_{CCBATT}$  to either ground or  $V_{CCAUX}$ .
- Each voltage listed requires the filter circuit described in the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)).
- For data rates  $\leq 10.3125$  Gb/s,  $V_{MGTAVCC}$  should be  $1.0V \pm 3\%$  for lower power consumption.
- For lower power consumption,  $V_{MGTAVCC}$  should be  $1.0V \pm 3\%$  over the entire CPLL frequency range.

Table 3: DC Characteristics Over Recommended Operating Conditions

| Symbol         | Description                                                                       | Min  | Typ <sup>(1)</sup> | Max | Units   |
|----------------|-----------------------------------------------------------------------------------|------|--------------------|-----|---------|
| $V_{DRINT}$    | Data retention $V_{CCINT}$ voltage (below which configuration data might be lost) | 0.75 | –                  | –   | V       |
| $V_{DRI}$      | Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost) | 1.5  | –                  | –   | V       |
| $I_{REF}$      | $V_{REF}$ leakage current per pin                                                 | –    | –                  | 15  | $\mu A$ |
| $I_L$          | Input or output leakage current per pin (sample-tested)                           | –    | –                  | 15  | $\mu A$ |
| $C_{IN}^{(2)}$ | Die input capacitance at the pad                                                  | –    | –                  | 8   | pF      |
| $I_{RPU}$      | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 3.3V$                    | 90   | –                  | 330 | $\mu A$ |
|                | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 2.5V$                    | 68   | –                  | 250 | $\mu A$ |
|                | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.8V$                    | 34   | –                  | 220 | $\mu A$ |
|                | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.5V$                    | 23   | –                  | 150 | $\mu A$ |
|                | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.2V$                    | 12   | –                  | 120 | $\mu A$ |

Table 7 shows the minimum current, in addition to  $I_{CCQ}$ , that is required by Virtex-7 T and XT devices for proper power-on and configuration. If the current minimums shown in Table 6 and Table 7 are met, the device powers on after all five supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after  $V_{CCINT}$  is applied.

Once initialized and configured, use the XPower tools to estimate current drain on these supplies.

Table 7: Power-On Current for Virtex-7 T and XT Devices

| Device     | $I_{CCINTMIN}$<br>Typ <sup>(1)</sup> | $I_{CCAUXMIN}$<br>Typ <sup>(1)</sup> | $I_{CCOMIN}$<br>Typ <sup>(1)</sup> | $I_{CCAUX\_IO}$<br>Typ <sup>(1)</sup> | $I_{CCBRAM}$<br>Typ <sup>(1)</sup> | Units |
|------------|--------------------------------------|--------------------------------------|------------------------------------|---------------------------------------|------------------------------------|-------|
| XC7V585T   | $I_{CCINTQ} + 2700$                  | $I_{CCAUXQ} + 40$                    | $I_{CCOQ} + 60$ mA per bank        | $I_{CCOAXIOQ} + 40$ mA per bank       | $I_{CCBRAMQ} + 108$                | mA    |
| XC7V2000T  | $I_{CCINTQ} + 4000$                  | $I_{CCAUXQ} + 80$                    | $I_{CCOQ} + 60$ mA per bank        | $I_{CCOAXIOQ} + 40$ mA per bank       | $I_{CCBRAMQ} + 176$                | mA    |
| XC7VX330T  | $I_{CCINTQ} + 1000$                  | $I_{CCAUXQ} + 65$                    | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 40$ mA per bank       | $I_{CCBRAMQ} + 95$                 | mA    |
| XC7VX415T  | $I_{CCINTQ} + 1200$                  | $I_{CCAUXQ} + 75$                    | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 40$ mA per bank       | $I_{CCBRAMQ} + 115$                | mA    |
| XC7VX485T  | $I_{CCINTQ} + 1200$                  | $I_{CCAUXQ} + 80$                    | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 40$ mA per bank       | $I_{CCBRAMQ} + 140$                | mA    |
| XC7VX550T  | $I_{CCINTQ} + 3300$                  | $I_{CCAUXQ} + 143$                   | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 57$ mA per bank       | $I_{CCBRAMQ} + 200$                | mA    |
| XC7VX690T  | $I_{CCINTQ} + 3300$                  | $I_{CCAUXQ} + 143$                   | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 57$ mA per bank       | $I_{CCBRAMQ} + 200$                | mA    |
| XC7VX980T  | $I_{CCINTQ} + 6500$                  | $I_{CCAUXQ} + 202$                   | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 60$ mA per bank       | $I_{CCBRAMQ} + 204$                | mA    |
| XC7VX1140T | $I_{CCINTQ} + 8000$                  | $I_{CCAUXQ} + 235$                   | $I_{CCOQ} + 40$ mA per bank        | $I_{CCOAXIOQ} + 63$ mA per bank       | $I_{CCBRAMQ} + 256$                | mA    |

#### Notes:

- Typical values are specified at nominal voltage, 25°C.
- Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.

Table 8: Power Supply Ramp Time

| Symbol            | Description                                                     | Conditions                 | Min | Max | Units |
|-------------------|-----------------------------------------------------------------|----------------------------|-----|-----|-------|
| $T_{VCCINT}$      | Ramp time from GND to 90% of $V_{CCINT}$                        |                            | 0.2 | 50  | ms    |
| $T_{VCCO}$        | Ramp time from GND to 90% of $V_{CCO}$                          |                            | 0.2 | 50  | ms    |
| $T_{VCCAUX}$      | Ramp time from GND to 90% of $V_{CCAUX}$                        |                            | 0.2 | 50  | ms    |
| $T_{VCCAUX\_IO}$  | Ramp time from GND to 90% of $V_{CCAUX\_IO}$                    |                            | 0.2 | 50  | ms    |
| $T_{VCCBRAM}$     | Ramp time from GND to 90% of $V_{CCBRAM}$                       |                            | 0.2 | 50  | ms    |
| $T_{VCCO2VCCAUX}$ | Allowed time per power cycle for $V_{CCO} - V_{CCAUX} > 2.625V$ | $T_J = 100^{\circ}C^{(1)}$ | –   | 500 | ms    |
|                   |                                                                 | $T_J = 85^{\circ}C^{(1)}$  | –   | 800 |       |
| $T_{MGTAVCC}$     | Ramp time from GND to 90% of $V_{MGTAVCC}$                      |                            | 0.2 | 50  | ms    |
| $T_{MGTAVTT}$     | Ramp time from GND to 90% of $V_{MGTAVTT}$                      |                            | 0.2 | 50  | ms    |
| $T_{MGTVCCAUX}$   | Ramp time from GND to 90% of $V_{MGTVCCAUX}$                    |                            | 0.2 | 50  | ms    |

#### Notes:

- Based on 240,000 power cycles with nominal  $V_{CCO}$  of 3.3V or 36,500 power cycles with a worst case  $V_{CCO}$  of 3.465V.

## LVDS DC Specifications (LVDS\_25)

The LVDS standard is available in the HR I/O banks.

Table 12: LVDS\_25 DC Specifications<sup>(1)</sup>

| Symbol      | DC Parameter                                                                                                | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|-------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply voltage                                                                                              |                                                         | 2.375 | 2.500 | 2.625 | V     |
| $V_{OH}$    | Output High voltage for Q and $\overline{Q}$                                                                | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | –     | –     | 1.675 | V     |
| $V_{OL}$    | Output Low voltage for Q and $\overline{Q}$                                                                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.700 | –     | –     | V     |
| $V_{ODIFF}$ | Differential output voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output common-mode voltage                                                                                  | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential input voltage (Q – $\overline{Q}$ ), Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High     |                                                         | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input common-mode voltage                                                                                   |                                                         | 0.300 | 1.200 | 1.425 | V     |

### Notes:

1. Differential inputs for LVDS\_25 can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)) for more information.

## LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks.

Table 13: LVDS DC Specifications

| Symbol      | DC Parameter                                                                                                | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|-------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply voltage                                                                                              |                                                         | 1.710 | 1.800 | 1.890 | V     |
| $V_{OH}$    | Output High voltage for Q and $\overline{Q}$                                                                | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | –     | –     | 1.675 | V     |
| $V_{OL}$    | Output Low voltage for Q and $\overline{Q}$                                                                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.825 | –     | –     | V     |
| $V_{ODIFF}$ | Differential output voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output common-mode voltage                                                                                  | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential input voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High  | Common-mode input voltage = 1.25V                       | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input common-mode voltage                                                                                   | Differential input voltage = $\pm 350$ mV               | 0.300 | 1.200 | 1.425 | V     |

### Notes:

1. Differential inputs for LVDS can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)) for more information.

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. Table 15 correlates the current status of each Virtex-7 T and XT device on a per speed grade basis.

Table 15: Virtex-7 T and XT Device Speed Grade Designations

| Device     | Speed Grade Designations |             |                 |
|------------|--------------------------|-------------|-----------------|
|            | Advance                  | Preliminary | Production      |
| XC7V585T   |                          |             | -3, -2, -2L, -1 |
| XC7V2000T  | -2L, -2G                 |             | -2, -1          |
| XC7VX330T  |                          |             | -3, -2, -2L, -1 |
| XC7VX415T  |                          |             | -3, -2, -2L, -1 |
| XC7VX485T  |                          |             | -3, -2, -2L, -1 |
| XC7VX550T  |                          |             | -3, -2, -2L, -1 |
| XC7VX690T  |                          |             | -3, -2, -2L, -1 |
| XC7VX980T  | -2, -2L, -1              |             |                 |
| XC7VX1140T | -2, -2L, -2G, -1         |             |                 |

## Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 16 lists the production released Virtex-7 T and XT device, speed grade, and the minimum corresponding supported speed specification version and software revisions. The software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 16: Virtex-7 T and XT Device Production Software and Speed Specification Release

| Device     | Speed Grade Designations              |     |                                       |     |                     |
|------------|---------------------------------------|-----|---------------------------------------|-----|---------------------|
|            | -3                                    | -2G | -2                                    | -2L | -1                  |
| XC7V585T   | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 | N/A | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 |     |                     |
| XC7V2000T  | N/A                                   |     | Vivado 2012.4 v1.07                   |     | Vivado 2012.4 v1.07 |
| XC7VX330T  | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | N/A | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 |     |                     |
| XC7VX415T  |                                       | N/A |                                       |     |                     |
| XC7VX485T  | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 | N/A | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 |     |                     |
| XC7VX550T  | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | N/A | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 |     |                     |
| XC7VX690T  | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | N/A | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 |     |                     |
| XC7VX980T  | N/A                                   | N/A |                                       |     |                     |
| XC7VX1140T | N/A                                   |     |                                       |     |                     |

### Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.

# Input/Output Logic Switching Characteristics

Table 22: ILOGIC Switching Characteristics

| Symbol                                       | Description                                                                                  | Speed Grade |            |           | Units   |
|----------------------------------------------|----------------------------------------------------------------------------------------------|-------------|------------|-----------|---------|
|                                              |                                                                                              | -3          | -2/-2L/-2G | -1        |         |
| Setup/Hold                                   |                                                                                              |             |            |           |         |
| T <sub>ICE1CK</sub> /T <sub>ICKCE1</sub>     | CE1 pin setup/hold with respect to CLK                                                       | 0.42/0.00   | 0.48/0.00  | 0.67/0.00 | ns      |
| T <sub>ISRCK</sub> /T <sub>ICKSR</sub>       | SR pin setup/hold with respect to CLK                                                        | 0.53/0.01   | 0.61/0.01  | 0.99/0.01 | ns      |
| T <sub>IDOCKE2</sub> /T <sub>IOCKDE2</sub>   | D pin setup/hold with respect to CLK without delay (HP I/O banks only)                       | 0.01/0.27   | 0.01/0.29  | 0.01/0.34 | ns      |
| T <sub>IDOCKDE2</sub> /T <sub>IOCKDDE2</sub> | DDL <sub>Y</sub> pin setup/hold with respect to CLK (using IDELAY) (HP I/O banks only)       | 0.01/0.27   | 0.02/0.29  | 0.02/0.34 | ns      |
| T <sub>IDOCKE3</sub> /T <sub>IOCKDE3</sub>   | D pin setup/hold with respect to CLK without delay (HR I/O banks only)                       | 0.01/0.27   | 0.01/0.29  | 0.01/0.34 | ns      |
| T <sub>IDOCKDE3</sub> /T <sub>IOCKDDE3</sub> | DDL <sub>Y</sub> pin setup/hold with respect to CLK (using IDELAY) (HR I/O banks only)       | 0.01/0.27   | 0.02/0.29  | 0.02/0.34 | ns      |
| Combinatorial                                |                                                                                              |             |            |           |         |
| T <sub>IDIE2</sub>                           | D pin to O pin propagation delay, no delay (HP I/O banks only)                               | 0.09        | 0.10       | 0.12      | ns      |
| T <sub>IDIDE2</sub>                          | DDL <sub>Y</sub> pin to O pin propagation delay (using IDELAY) (HP I/O banks only)           | 0.10        | 0.11       | 0.13      | ns      |
| T <sub>IDIE3</sub>                           | D pin to O pin propagation delay, no delay (HR I/O banks only)                               | 0.09        | 0.10       | 0.12      | ns      |
| T <sub>IDIDE3</sub>                          | DDL <sub>Y</sub> pin to O pin propagation delay (using IDELAY) (HR I/O banks only)           | 0.10        | 0.11       | 0.13      | ns      |
| Sequential Delays                            |                                                                                              |             |            |           |         |
| T <sub>IDLOE2</sub>                          | D pin to Q1 pin using flip-flop as a latch without delay (HP I/O banks only)                 | 0.36        | 0.39       | 0.45      | ns      |
| T <sub>IDLODE2</sub>                         | DDL <sub>Y</sub> pin to Q1 pin using flip-flop as a latch (using IDELAY) (HP I/O banks only) | 0.36        | 0.39       | 0.45      | ns      |
| T <sub>IDLOE3</sub>                          | D pin to Q1 pin using flip-flop as a latch without delay (HR I/O banks only)                 | 0.36        | 0.39       | 0.45      | ns      |
| T <sub>IDLODE3</sub>                         | DDL <sub>Y</sub> pin to Q1 pin using flip-flop as a latch (using IDELAY) (HR I/O banks only) | 0.36        | 0.39       | 0.45      | ns      |
| T <sub>ICKQ</sub>                            | CLK to Q outputs                                                                             | 0.47        | 0.50       | 0.58      | ns      |
| T <sub>RQ_ILOGICE2</sub>                     | SR pin to OQ/TQ out (HP I/O banks only)                                                      | 0.84        | 0.94       | 1.16      | ns      |
| T <sub>GSRQ_ILOGICE2</sub>                   | Global set/reset to Q outputs (HP I/O banks only)                                            | 7.60        | 7.60       | 10.51     | ns      |
| T <sub>RQ_ILOGICE3</sub>                     | SR pin to OQ/TQ out (HR I/O banks only)                                                      | 0.84        | 0.94       | 1.16      | ns      |
| T <sub>GSRQ_ILOGICE3</sub>                   | Global set/reset to Q outputs (HR I/O banks only)                                            | 7.60        | 7.60       | 10.51     | ns      |
| Set/Reset                                    |                                                                                              |             |            |           |         |
| T <sub>RPW_ILOGICE2</sub>                    | Minimum pulse width, SR inputs (HP I/O banks only)                                           | 0.54        | 0.63       | 0.63      | ns, Min |
| T <sub>RPW_ILOGICE3</sub>                    | Minimum pulse width, SR inputs (HR I/O banks only)                                           | 0.54        | 0.63       | 0.63      | ns, Min |

Table 23: OLOGIC Switching Characteristics

| Symbol                                   | Description                                        | Speed Grade |            |            | Units   |
|------------------------------------------|----------------------------------------------------|-------------|------------|------------|---------|
|                                          |                                                    | -3          | -2/-2L/-2G | -1         |         |
| Setup/Hold                               |                                                    |             |            |            |         |
| T <sub>ODCK</sub> /T <sub>OCKD</sub>     | D1/D2 pins setup/hold with respect to CLK          | 0.45/−0.13  | 0.50/−0.13 | 0.58/−0.13 | ns      |
| T <sub>OOCECK</sub> /T <sub>OCKOCE</sub> | OCE pin setup/hold with respect to CLK             | 0.28/0.03   | 0.29/0.03  | 0.45/0.03  | ns      |
| T <sub>OSRCK</sub> /T <sub>OCKSR</sub>   | SR pin setup/hold with respect to CLK              | 0.32/0.18   | 0.38/0.18  | 0.70/0.18  | ns      |
| T <sub>OTCK</sub> /T <sub>OCKT</sub>     | T1/T2 pins setup/hold with respect to CLK          | 0.49/−0.16  | 0.56/−0.16 | 0.68/−0.16 | ns      |
| T <sub>OTCECK</sub> /T <sub>OCKTCE</sub> | TCE pin setup/hold with respect to CLK             | 0.28/0.01   | 0.30/0.01  | 0.45/0.01  | ns      |
| Combinatorial                            |                                                    |             |            |            |         |
| T <sub>ODQ</sub>                         | D1 to OQ out or T1 to TQ out                       | 0.73        | 0.81       | 0.97       | ns      |
| Sequential Delays                        |                                                    |             |            |            |         |
| T <sub>OCKQ</sub>                        | CLK to OQ/TQ out                                   | 0.41        | 0.43       | 0.49       | ns      |
| T <sub>RQ_OLOGICE2</sub>                 | SR pin to OQ/TQ out (HP I/O banks only)            | 0.63        | 0.70       | 0.83       | ns      |
| T <sub>GSRQ_OLOGICE2</sub>               | Global set/reset to Q outputs (HP I/O banks only)  | 7.60        | 7.60       | 10.51      | ns      |
| T <sub>RQ_OLOGICE3</sub>                 | SR pin to OQ/TQ out (HR I/O banks only)            | 0.63        | 0.70       | 0.83       | ns      |
| T <sub>GSRQ_OLOGICE3</sub>               | Global set/reset to Q outputs (HR I/O banks only)  | 7.60        | 7.60       | 10.51      | ns      |
| Set/Reset                                |                                                    |             |            |            |         |
| T <sub>RPW_OLOGICE2</sub>                | Minimum pulse width, SR inputs (HP I/O banks only) | 0.54        | 0.54       | 0.63       | ns, Min |
| T <sub>RPW_OLOGICE3</sub>                | Minimum pulse width, SR inputs (HR I/O banks only) | 0.54        | 0.54       | 0.63       | ns, Min |



## CLB Switching Characteristics

Table 28: CLB Switching Characteristics

| Symbol                                                        | Description                                                                                      | Speed Grade |            |           | Units   |
|---------------------------------------------------------------|--------------------------------------------------------------------------------------------------|-------------|------------|-----------|---------|
|                                                               |                                                                                                  | -3          | -2/-2L/-2G | -1        |         |
| Combinatorial Delays                                          |                                                                                                  |             |            |           |         |
| T <sub>ILO</sub>                                              | An – Dn LUT address to A                                                                         | 0.05        | 0.05       | 0.06      | ns, Max |
| T <sub>ILO_2</sub>                                            | An – Dn LUT address to AMUX/CMUX                                                                 | 0.15        | 0.16       | 0.19      | ns, Max |
| T <sub>ILO_3</sub>                                            | An – Dn LUT address to BMUX_A                                                                    | 0.24        | 0.25       | 0.30      | ns, Max |
| T <sub>ITO</sub>                                              | An – Dn inputs to A – D Q outputs                                                                | 0.58        | 0.61       | 0.74      | ns, Max |
| T <sub>AXA</sub>                                              | AX inputs to AMUX output                                                                         | 0.38        | 0.40       | 0.49      | ns, Max |
| T <sub>AXB</sub>                                              | AX inputs to BMUX output                                                                         | 0.40        | 0.42       | 0.52      | ns, Max |
| T <sub>AXC</sub>                                              | AX inputs to CMUX output                                                                         | 0.39        | 0.41       | 0.50      | ns, Max |
| T <sub>AXD</sub>                                              | AX inputs to DMUX output                                                                         | 0.43        | 0.44       | 0.52      | ns, Max |
| T <sub>BXB</sub>                                              | BX inputs to BMUX output                                                                         | 0.31        | 0.33       | 0.40      | ns, Max |
| T <sub>BXD</sub>                                              | BX inputs to DMUX output                                                                         | 0.38        | 0.39       | 0.47      | ns, Max |
| T <sub>CXC</sub>                                              | CX inputs to CMUX output                                                                         | 0.27        | 0.28       | 0.34      | ns, Max |
| T <sub>CXD</sub>                                              | CX inputs to DMUX output                                                                         | 0.33        | 0.34       | 0.41      | ns, Max |
| T <sub>DXD</sub>                                              | DX inputs to DMUX output                                                                         | 0.32        | 0.33       | 0.40      | ns, Max |
| Sequential Delays                                             |                                                                                                  |             |            |           |         |
| T <sub>CKO</sub>                                              | Clock to AQ – DQ outputs                                                                         | 0.26        | 0.27       | 0.32      | ns, Max |
| T <sub>SHCKO</sub>                                            | Clock to AMUX – DMUX outputs                                                                     | 0.32        | 0.32       | 0.39      | ns, Max |
| Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK |                                                                                                  |             |            |           |         |
| T <sub>AS</sub> /T <sub>AH</sub>                              | A <sub>N</sub> – D <sub>N</sub> input to CLK on A – D flip-flops                                 | 0.01/0.12   | 0.02/0.13  | 0.03/0.18 | ns, Min |
| T <sub>DICK</sub> /T <sub>CKDI</sub>                          | A <sub>X</sub> – D <sub>X</sub> input to CLK on A – D flip-flops                                 | 0.04/0.14   | 0.04/0.14  | 0.05/0.20 | ns, Min |
|                                                               | A <sub>X</sub> – D <sub>X</sub> input through MUXs and/or carry logic to CLK on A – D flip-flops | 0.36/0.10   | 0.37/0.11  | 0.46/0.16 | ns, Min |
| T <sub>CECK_CLB</sub> /T <sub>CKCE_CLB</sub>                  | CE input to CLK on A – D flip-flops                                                              | 0.19/0.05   | 0.20/0.05  | 0.25/0.05 | ns, Min |
| T <sub>SRCK</sub> /T <sub>CKSR</sub>                          | SR input to CLK on A – D flip-flops                                                              | 0.30/0.05   | 0.31/0.07  | 0.37/0.09 | ns, Min |
| Set/Reset                                                     |                                                                                                  |             |            |           |         |
| T <sub>SRMIN</sub>                                            | SR input minimum pulse width                                                                     | 0.52        | 0.78       | 1.04      | ns, Min |
| T <sub>RQ</sub>                                               | Delay from SR input to AQ – DQ flip-flops                                                        | 0.38        | 0.38       | 0.46      | ns, Max |
| T <sub>CEO</sub>                                              | Delay from CE input to AQ – DQ flip-flops                                                        | 0.34        | 0.35       | 0.43      | ns, Max |
| F <sub>TOG</sub>                                              | Toggle frequency (for export control)                                                            | 1818        | 1818       | 1818      | MHz     |

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 29: CLB Distributed RAM Switching Characteristics

| Symbol                                         | Description                                                | Speed Grade |            |           | Units   |
|------------------------------------------------|------------------------------------------------------------|-------------|------------|-----------|---------|
|                                                |                                                            | -3          | -2/-2L/-2G | -1        |         |
| Sequential Delays                              |                                                            |             |            |           |         |
| T <sub>SHCKO</sub> <sup>(1)</sup>              | Clock to A – B outputs                                     | 0.68        | 0.70       | 0.85      | ns, Max |
| T <sub>SHCKO_1</sub>                           | Clock to AMUX – BMUX outputs                               | 0.91        | 0.95       | 1.15      | ns, Max |
| Setup and Hold Times Before/After Clock CLK    |                                                            |             |            |           |         |
| T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>     | A – D inputs to CLK                                        | 0.45/0.23   | 0.45/0.24  | 0.54/0.27 | ns, Min |
| T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>     | Address An inputs to clock                                 | 0.13/0.50   | 0.14/0.50  | 0.17/0.58 | ns, Min |
|                                                | Address An inputs through MUXs and/or carry logic to clock | 0.40/0.16   | 0.42/0.17  | 0.52/0.23 | ns, Min |
| T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>     | WE input to clock                                          | 0.29/0.09   | 0.30/0.09  | 0.36/0.09 | ns, Min |
| T <sub>CECK_LRAM</sub> /T <sub>CKCE_LRAM</sub> | CE input to CLK                                            | 0.29/0.09   | 0.30/0.09  | 0.37/0.09 | ns, Min |
| Clock CLK                                      |                                                            |             |            |           |         |
| T <sub>MPW</sub>                               | Minimum pulse width                                        | 0.68        | 0.77       | 0.91      | ns, Min |
| T <sub>MCP</sub>                               | Minimum clock period                                       | 1.35        | 1.54       | 1.82      | ns, Min |

### Notes:

1.  $T_{SHCKO}$  also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 30: CLB Shift Register Switching Characteristics

| Symbol                                             | Description                         | Speed Grade |            |           | Units   |
|----------------------------------------------------|-------------------------------------|-------------|------------|-----------|---------|
|                                                    |                                     | -3          | -2/-2L/-2G | -1        |         |
| Sequential Delays                                  |                                     |             |            |           |         |
| T <sub>REG</sub>                                   | Clock to A – D outputs              | 0.96        | 0.98       | 1.20      | ns, Max |
| T <sub>REG_MUX</sub>                               | Clock to AMUX – DMUX output         | 1.19        | 1.23       | 1.50      | ns, Max |
| T <sub>REG_M31</sub>                               | Clock to DMUX output via M31 output | 0.89        | 0.91       | 1.10      | ns, Max |
| Setup and Hold Times Before/After Clock CLK        |                                     |             |            |           |         |
| T <sub>WS_SHFREG</sub> /T <sub>WH_SHFREG</sub>     | WE input                            | 0.26/0.09   | 0.27/0.09  | 0.33/0.09 | ns, Min |
| T <sub>CECK_SHFREG</sub> /T <sub>CKCE_SHFREG</sub> | CE input to CLK                     | 0.27/0.09   | 0.28/0.09  | 0.33/0.09 | ns, Min |
| T <sub>DS_SHFREG</sub> /T <sub>DH_SHFREG</sub>     | A – D inputs to CLK                 | 0.28/0.26   | 0.28/0.26  | 0.33/0.30 | ns, Min |
| Clock CLK                                          |                                     |             |            |           |         |
| T <sub>MPW_SHFREG</sub>                            | Minimum pulse width                 | 0.55        | 0.65       | 0.78      | ns, Min |

Table 32: DSP48E1 Switching Characteristics (Cont'd)

| Symbol                                                           | Description                                                  | Speed Grade |            |        | Units |
|------------------------------------------------------------------|--------------------------------------------------------------|-------------|------------|--------|-------|
|                                                                  |                                                              | -3          | -2/-2L/-2G | -1     |       |
| Clock to Outs from Input Register Clock to Cascading Output Pins |                                                              |             |            |        |       |
| T_DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}                             | CLK (ACOUT, BCOUT) to {A,B} register output                  | 0.55        | 0.62       | 0.74   | ns    |
| T_DSPCKO_CARRYCASCOUT_{AREG, BREG}_MULT                          | CLK (AREG, BREG) to CARRYCASCOUT output using multiplier     | 3.55        | 4.06       | 4.84   | ns    |
| T_DSPCKO_CARRYCASCOUT_ BREG                                      | CLK (BREG) to CARRYCASCOUT output not using multiplier       | 1.60        | 1.82       | 2.16   | ns    |
| T_DSPCKO_CARRYCASCOUT_ DREG_MULT                                 | CLK (DREG) to CARRYCASCOUT output using multiplier           | 3.52        | 4.03       | 4.79   | ns    |
| T_DSPCKO_CARRYCASCOUT_ CREG                                      | CLK (CREG) to CARRYCASCOUT output                            | 1.64        | 1.88       | 2.23   | ns    |
| Maximum Frequency                                                |                                                              |             |            |        |       |
| F_MAX                                                            | With all registers used                                      | 741.84      | 650.20     | 547.95 | MHz   |
| F_MAX_PATDET                                                     | With pattern detector                                        | 627.35      | 549.75     | 463.61 | MHz   |
| F_MAX_MULT_NOMREG                                                | Two register multiply without MREG                           | 412.20      | 360.75     | 303.77 | MHz   |
| F_MAX_MULT_NOMREG_PATDET                                         | Two register multiply without MREG with pattern detect       | 374.25      | 327.65     | 276.01 | MHz   |
| F_MAX_PREADD_MULT_NOADREG                                        | Without ADREG                                                | 468.82      | 408.66     | 342.70 | MHz   |
| F_MAX_PREADD_MULT_NOADREG_PATDET                                 | Without ADREG with pattern detect                            | 468.82      | 408.66     | 342.58 | MHz   |
| F_MAX_NOPIPELINEREG                                              | Without pipeline registers (MREG, ADREG)                     | 306.84      | 267.81     | 225.02 | MHz   |
| F_MAX_NOPIPELINEREG_PATDET                                       | Without pipeline registers (MREG, ADREG) with pattern detect | 285.23      | 249.13     | 209.38 | MHz   |

## Clock Buffers and Networks

Table 33: Global Clock Switching Characteristics (Including BUFGCTRL)

| Symbol                              | Description                  | Speed Grade |            |           | Units |
|-------------------------------------|------------------------------|-------------|------------|-----------|-------|
|                                     |                              | -3          | -2/-2L/-2G | -1        |       |
| $T_{BCCCK\_CE}/T_{BCCCK\_CE}^{(1)}$ | CE pins setup/hold           | 0.12/0.30   | 0.14/0.38  | 0.26/0.38 | ns    |
| $T_{BCCCK\_S}/T_{BCCCK\_S}^{(1)}$   | S pins setup/hold            | 0.12/0.30   | 0.14/0.38  | 0.26/0.38 | ns    |
| $T_{BCKO\_O}^{(2)}$                 | BUFGCTRL delay from I/O to O | 0.08        | 0.10       | 0.12      | ns    |
| <b>Maximum Frequency</b>            |                              |             |            |           |       |
| $F_{MAX\_BUFG}$                     | Global clock tree (BUFG)     | 741.00      | 710.00     | 625.00    | MHz   |

**Notes:**

1.  $T_{BCCCK\_CE}$  and  $T_{BCCCK\_S}$  must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2.  $T_{BCKO\_O}$  (BUFG delay from I/O to O) values are the same as  $T_{BCKO\_O}$  values.

Table 34: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol                   | Description                    | Speed Grade |            |        | Units |
|--------------------------|--------------------------------|-------------|------------|--------|-------|
|                          |                                | -3          | -2/-2L/-2G | -1     |       |
| $T_{BIOCKO\_O}$          | Clock to out delay from I to O | 1.04        | 1.14       | 1.32   | ns    |
| <b>Maximum Frequency</b> |                                |             |            |        |       |
| $F_{MAX\_BUFIO}$         | I/O clock tree (BUFIO)         | 800.00      | 800.00     | 710.00 | MHz   |

Table 35: Regional Clock Buffer Switching Characteristics (BUFR)

| Symbol                   | Description                                                     | Speed Grade |            |        | Units |
|--------------------------|-----------------------------------------------------------------|-------------|------------|--------|-------|
|                          |                                                                 | -3          | -2/-2L/-2G | -1     |       |
| $T_{BRCKO\_O}$           | Clock to out delay from I to O                                  | 0.60        | 0.65       | 0.77   | ns    |
| $T_{BRCKO\_O\_BYP}$      | Clock to out delay from I to O with Divide Bypass attribute set | 0.30        | 0.32       | 0.38   | ns    |
| $T_{BRDO\_O}$            | Propagation delay from CLR to O                                 | 0.71        | 0.75       | 0.96   | ns    |
| <b>Maximum Frequency</b> |                                                                 |             |            |        |       |
| $F_{MAX\_BUFR}^{(1)}$    | Regional clock tree (BUFR)                                      | 600.00      | 540.00     | 450.00 | MHz   |

**Notes:**

1. The maximum input frequency to the BUFR and BUFMR is the BUFIO  $F_{MAX}$  frequency.

Table 36: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol                          | Description                    | Speed Grade |            |           | Units |
|---------------------------------|--------------------------------|-------------|------------|-----------|-------|
|                                 |                                | -3          | -2/-2L/-2G | -1        |       |
| $T_{BHCKO\_O}$                  | BUFH delay from I to O         | 0.10        | 0.11       | 0.13      | ns    |
| $T_{BHCKCK\_CE}/T_{BHCKCK\_CE}$ | CE pin setup and hold          | 0.20/0.16   | 0.23/0.20  | 0.38/0.21 | ns    |
| <b>Maximum Frequency</b>        |                                |             |            |           |       |
| $F_{MAX\_BUFH}$                 | Horizontal clock buffer (BUFH) | 741.00      | 710.00     | 625.00    | MHz   |

Table 42: Clock-Capable Clock Input to Output Delay With MMCM

| Symbol                                                                                                     | Description                                          | Device     | Speed Grade |            |      | Units |
|------------------------------------------------------------------------------------------------------------|------------------------------------------------------|------------|-------------|------------|------|-------|
|                                                                                                            |                                                      |            | -3          | -2/-2L/-2G | -1   |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> MMCM. |                                                      |            |             |            |      |       |
| T <sub>ICKOFMMCMCC</sub>                                                                                   | Clock-capable clock input and OUTFF <i>with</i> MMCM | XC7V585T   | 1.07        | 1.07       | 1.07 | ns    |
|                                                                                                            |                                                      | XC7V2000T  | N/A         | 0.82       | 0.82 | ns    |
|                                                                                                            |                                                      | XC7VX330T  | 1.01        | 1.01       | 1.01 | ns    |
|                                                                                                            |                                                      | XC7VX415T  | 1.07        | 1.07       | 1.07 | ns    |
|                                                                                                            |                                                      | XC7VX485T  | 0.91        | 0.91       | 0.91 | ns    |
|                                                                                                            |                                                      | XC7VX550T  | 0.97        | 0.97       | 0.97 | ns    |
|                                                                                                            |                                                      | XC7VX690T  | 1.07        | 1.07       | 1.07 | ns    |
|                                                                                                            |                                                      | XC7VX980T  | N/A         | 0.96       | 0.96 | ns    |
|                                                                                                            |                                                      | XC7VX1140T | N/A         | 0.82       | 0.82 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
2. MMCM output jitter is already included in the timing calculation.

Table 43: Clock-Capable Clock Input to Output Delay With PLL

| Symbol                                                                                                    | Description                                         | Device     | Speed Grade |            |      | Units |
|-----------------------------------------------------------------------------------------------------------|-----------------------------------------------------|------------|-------------|------------|------|-------|
|                                                                                                           |                                                     |            | -3          | -2/-2L/-2G | -1   |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> PLL. |                                                     |            |             |            |      |       |
| T <sub>ICKOFPLLCC</sub>                                                                                   | Clock-capable clock input and OUTFF <i>with</i> PLL | XC7V585T   | 0.96        | 0.96       | 0.96 | ns    |
|                                                                                                           |                                                     | XC7V2000T  | N/A         | 0.71       | 0.71 | ns    |
|                                                                                                           |                                                     | XC7VX330T  | 0.90        | 0.90       | 0.90 | ns    |
|                                                                                                           |                                                     | XC7VX415T  | 0.96        | 0.96       | 0.96 | ns    |
|                                                                                                           |                                                     | XC7VX485T  | 0.80        | 0.80       | 0.80 | ns    |
|                                                                                                           |                                                     | XC7VX550T  | 0.86        | 0.86       | 0.86 | ns    |
|                                                                                                           |                                                     | XC7VX690T  | 0.96        | 0.96       | 0.96 | ns    |
|                                                                                                           |                                                     | XC7VX980T  | N/A         | 0.85       | 0.85 | ns    |
|                                                                                                           |                                                     | XC7VX1140T | N/A         | 0.71       | 0.71 | ns    |

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
2. PLL output jitter is already included in the timing calculation.

Table 44: Pin-to-Pin, Clock-to-Out using BUFIO

| Symbol                                                                                                      | Description                                | Speed Grade |            |      | Units |
|-------------------------------------------------------------------------------------------------------------|--------------------------------------------|-------------|------------|------|-------|
|                                                                                                             |                                            | -3          | -2/-2L/-2G | -1   |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> BUFIO. |                                            |             |            |      |       |
| T <sub>ICKOFCS</sub>                                                                                        | Clock-to-out of I/O clock for HR I/O banks | 4.93        | 5.52       | 6.20 | ns    |
|                                                                                                             | Clock-to-out of I/O clock for HP I/O banks | 4.85        | 5.44       | 6.11 | ns    |

## Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

**Table 45: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD\_DELAY on HR I/O Banks (only)**

| Symbol                                                                                              | Description                                                                                                                                  | Device     | Speed Grade |            |            | Units |
|-----------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|------------|-------------|------------|------------|-------|
|                                                                                                     |                                                                                                                                              |            | -3          | -2/-2L/-2G | -1         |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)</sup> |                                                                                                                                              |            |             |            |            |       |
| T <sub>PSFD</sub> / T <sub>PHFD</sub>                                                               | Full delay (legacy delay or default delay)<br>Global clock Input and IFF <sup>(2)</sup> without MMCM/PLL<br>with ZHOLD_DELAY on HR I/O banks | XC7V585T   | 3.12/−0.37  | 3.19/−0.37 | 3.42/−0.37 | ns    |
|                                                                                                     |                                                                                                                                              | XC7V2000T  | N/A         | N/A        | N/A        | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX330T  | 2.90/−0.31  | 2.96/−0.31 | 3.16/−0.31 | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX415T  | N/A         | N/A        | N/A        | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX485T  | N/A         | N/A        | N/A        | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX550T  | N/A         | N/A        | N/A        | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX690T  | N/A         | N/A        | N/A        | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX980T  | N/A         | N/A        | N/A        | ns    |
|                                                                                                     |                                                                                                                                              | XC7VX1140T | N/A         | N/A        | N/A        | ns    |

### Notes:

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- IFF = Input Flip-Flop or Latch

**Table 46: Clock-Capable Clock Input Setup and Hold With MMCM**

| Symbol                                                                                                 | Description                                                         | Device     | Speed Grade |            |            | Units |
|--------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------|------------|-------------|------------|------------|-------|
|                                                                                                        |                                                                     |            | -3          | -2/-2L/-2G | -1         |       |
| Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)(2)</sup> |                                                                     |            |             |            |            |       |
| T <sub>PSMMCMCC</sub> /<br>T <sub>PHMMCMCC</sub>                                                       | No delay clock-capable clock input and IFF <sup>(3)</sup> with MMCM | XC7V585T   | 2.71/−0.10  | 3.00/−0.10 | 3.33/−0.10 | ns    |
|                                                                                                        |                                                                     | XC7V2000T  | N/A         | 2.60/−0.24 | 2.87/−0.24 | ns    |
|                                                                                                        |                                                                     | XC7VX330T  | 2.58/−0.15  | 2.87/−0.15 | 3.18/−0.15 | ns    |
|                                                                                                        |                                                                     | XC7VX415T  | 2.73/0.01   | 3.03/0.01  | 3.36/0.01  | ns    |
|                                                                                                        |                                                                     | XC7VX485T  | 2.58/−0.15  | 2.87/−0.15 | 3.18/−0.15 | ns    |
|                                                                                                        |                                                                     | XC7VX550T  | 2.72/−0.09  | 3.01/−0.09 | 3.34/−0.09 | ns    |
|                                                                                                        |                                                                     | XC7VX690T  | 2.72/0.01   | 3.01/0.01  | 3.34/0.01  | ns    |
|                                                                                                        |                                                                     | XC7VX980T  | N/A         | 3.01/−0.10 | 3.36/−0.10 | ns    |
|                                                                                                        |                                                                     | XC7VX1140T | N/A         | 2.61/−0.24 | 2.88/−0.24 | ns    |

### Notes:

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
- IFF = Input Flip-Flop or Latch
- Use IBIS to determine any duty-cycle distortion incurred using various standards.

## Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for Virtex-7 T and XT FPGA clock transmitter and receiver data-valid windows.

Table 50: Package Skew

| Symbol               | Description                 | Device     | Package | Value | Units |
|----------------------|-----------------------------|------------|---------|-------|-------|
| T <sub>PKGSKEW</sub> | Package Skew <sup>(1)</sup> | XC7V585T   | FFG1157 | 232   | ps    |
|                      |                             |            | FFG1761 | 255   | ps    |
|                      |                             | XC7V2000T  | FHG1761 | 308   | ps    |
|                      |                             |            | FLG1925 | 266   | ps    |
|                      |                             | XC7VX330T  | FFG1157 | 170   | ps    |
|                      |                             |            | FFG1761 | 270   | ps    |
|                      |                             | XC7VX415T  | FFG1157 | 203   | ps    |
|                      |                             |            | FFG1158 | 237   | ps    |
|                      |                             |            | FFG1927 | 183   | ps    |
|                      |                             | XC7VX485T  | FFG1157 | 191   | ps    |
|                      |                             |            | FFG1158 | 209   | ps    |
|                      |                             |            | FFG1761 | 274   | ps    |
|                      |                             |            | FFG1927 | 209   | ps    |
|                      |                             |            | FFG1930 | 304   | ps    |
|                      |                             | XC7VX550T  | FFG1158 | 217   | ps    |
|                      |                             |            | FFG1927 | 254   | ps    |
|                      |                             | XC7VX690T  | FFG1157 | 239   | ps    |
|                      |                             |            | FFG1158 | 217   | ps    |
|                      |                             |            | FFG1761 | 284   | ps    |
|                      |                             |            | FFG1926 | 238   | ps    |
|                      |                             |            | FFG1927 | 254   | ps    |
|                      |                             |            | FFG1930 | 287   | ps    |
|                      |                             | XC7VX980T  | FFG1926 | 242   | ps    |
|                      |                             |            | FFG1928 | 199   | ps    |
|                      |                             |            | FFG1930 | 243   | ps    |
|                      |                             | XC7VX1140T | FLG1926 | 271   | ps    |
|                      |                             |            | FLG1928 | 216   | ps    |
|                      |                             |            | FLG1930 | 279   | ps    |

### Notes:

- These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
- Package delay information is available for these device/package combinations. This information can be used to deskew the package.

Table 63: CEI-6G and CEI-11G Protocol Characteristics (GTX Transceivers)

| Description                                      | Line Rate (Mb/s) | Interface     | Min   | Max | Units |
|--------------------------------------------------|------------------|---------------|-------|-----|-------|
| CEI-6G Transmitter Jitter Generation             |                  |               |       |     |       |
| Total transmitter jitter <sup>(1)</sup>          | 4976–6375        | CEI-6G-SR     | –     | 0.3 | UI    |
|                                                  |                  | CEI-6G-LR     | –     | 0.3 | UI    |
| CEI-6G Receiver High Frequency Jitter Tolerance  |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(1)</sup>   | 4976–6375        | CEI-6G-SR     | 0.6   | –   | UI    |
|                                                  |                  | CEI-6G-LR     | 0.95  | –   | UI    |
| CEI-11G Transmitter Jitter Generation            |                  |               |       |     |       |
| Total transmitter jitter <sup>(2)</sup>          | 9950–11100       | CEI-11G-SR    | –     | 0.3 | UI    |
|                                                  |                  | CEI-11G-LR/MR | –     | 0.3 | UI    |
| CEI-11G Receiver High Frequency Jitter Tolerance |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(2)</sup>   | 9950–11100       | CEI-11G-SR    | 0.65  | –   | UI    |
|                                                  |                  | CEI-11G-MR    | 0.65  | –   | UI    |
|                                                  |                  | CEI-11G-LR    | 0.825 | –   | UI    |

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 64: SFP+ Protocol Characteristics (GTX Transceivers)

| Description                              | Line Rate (Mb/s)       | Min | Max  | Units |
|------------------------------------------|------------------------|-----|------|-------|
| SFP+ Transmitter Jitter Generation       |                        |     |      |       |
| Total transmitter jitter                 | 9830.40 <sup>(1)</sup> | –   | 0.28 | UI    |
|                                          | 9953.00                |     |      |       |
|                                          | 10312.50               |     |      |       |
|                                          | 10518.75               |     |      |       |
|                                          | 11100.00               |     |      |       |
| SFP+ Receiver Frequency Jitter Tolerance |                        |     |      |       |
| Total receiver jitter tolerance          | 9830.40 <sup>(1)</sup> | 0.7 | –    | UI    |
|                                          | 9953.00                |     |      |       |
|                                          | 10312.50               |     |      |       |
|                                          | 10518.75               |     |      |       |
|                                          | 11100.00               |     |      |       |

**Notes:**

1. Line rated used for CPRI over SFP+ applications.



## GTH Transceiver Specifications

### GTH Transceiver DC Input and Output Levels

Table 66 summarizes the DC specifications of the GTH transceivers in Virtex-7 T and XT FPGAs. Consult the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)) for further details.

Table 66: GTH Transceiver DC Specifications

| Symbol               | DC Parameter                                                  | Conditions                                | Min                                           | Typ                      | Max                  | Units |
|----------------------|---------------------------------------------------------------|-------------------------------------------|-----------------------------------------------|--------------------------|----------------------|-------|
| DV <sub>PPIN</sub>   | Differential peak-to-peak input voltage (external AC coupled) | >10.3125 Gb/s                             | 150                                           | –                        | 1250                 | mV    |
|                      |                                                               | 6.6 Gb/s to 10.3125 Gb/s                  | 150                                           | –                        | 1250                 | mV    |
|                      |                                                               | ≤ 6.6 Gb/s                                | 150                                           | –                        | 2000                 | mV    |
| V <sub>IN</sub>      | Absolute input voltage                                        | DC coupled<br>V <sub>MGTAVTT</sub> = 1.2V | –400                                          | –                        | V <sub>MGTAVTT</sub> | mV    |
| V <sub>CMIN</sub>    | Common mode input voltage                                     | DC coupled<br>V <sub>MGTAVTT</sub> = 1.2V | –                                             | 2/3 V <sub>MGTAVTT</sub> | –                    | mV    |
| DV <sub>PPOUT</sub>  | Differential peak-to-peak output voltage <sup>(1)</sup>       | Transmitter output swing is set to 1010   | –                                             | –                        | 800                  | mV    |
| V <sub>CMOUTDC</sub> | Common mode output voltage: DC coupled                        | Equation based                            | V <sub>MGTAVTT</sub> – DV <sub>PPOUT</sub> /4 |                          |                      | mV    |
| V <sub>CMOUTAC</sub> | Common mode output voltage: AC coupled                        | Equation based                            | V <sub>MGTAVTT</sub> – DV <sub>PPOUT</sub> /2 |                          |                      | mV    |
| R <sub>IN</sub>      | Differential input resistance                                 |                                           | –                                             | 100                      | –                    | Ω     |
| R <sub>OUT</sub>     | Differential output resistance                                |                                           | –                                             | 100                      | –                    | Ω     |
| T <sub>OSKEW</sub>   | Transmitter output pair (TXP and TXN) intra-pair skew         |                                           | –                                             | –                        | 10                   | ps    |
| C <sub>EXT</sub>     | Recommended external AC coupling capacitor <sup>(2)</sup>     |                                           | –                                             | 100                      | –                    | nF    |

#### Notes:

- The output swing and preemphasis levels are programmable using the attributes discussed in the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)), and can result in values lower than reported in this table.
- Other values can be used as appropriate to conform to specific protocols and standards.




Figure 4: Single-Ended Peak-to-Peak Voltage




Figure 5: Differential Peak-to-Peak Voltage

Table 67 summarizes the DC specifications of the clock input of the GTH transceiver. Consult the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)) for further details.

Table 67: GTH Transceiver Clock DC Input Level Specification

| Symbol             | DC Parameter                            | Min | Typ | Max  | Units |
|--------------------|-----------------------------------------|-----|-----|------|-------|
| V <sub>IDIFF</sub> | Differential peak-to-peak input voltage | 350 | –   | 2000 | mV    |
| R <sub>IN</sub>    | Differential input resistance           | –   | 100 | –    | Ω     |
| C <sub>EXT</sub>   | Required external AC coupling capacitor | –   | 100 | –    | nF    |

## GTH Transceiver Switching Characteristics

Consult the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)) for further information.

Table 68: GTH Transceiver Performance

| Symbol                   | Description                            | Output Divider | Speed Grade |              |                        | Units |
|--------------------------|----------------------------------------|----------------|-------------|--------------|------------------------|-------|
|                          |                                        |                | -3E/-2GE    | -2(C&I)/-2LE | -1(C&I) <sup>(1)</sup> |       |
| F <sub>GTHMAX</sub>      | Maximum GTH transceiver data rate      |                | 13.1        | 11.3         | 8.5                    | Gb/s  |
| F <sub>GTHMIN</sub>      | Minimum GTH transceiver data rate      |                | 0.500       | 0.500        | 0.500                  | Gb/s  |
| F <sub>GTHCRANGE</sub>   | CPLL line rate range                   | 1              | 3.2–10.3125 |              | 3.2–8.0                | Gb/s  |
|                          |                                        | 2              | 1.6–5.16    |              | 1.6–4.0                | Gb/s  |
|                          |                                        | 4              | 0.8–2.58    |              | 0.8–2.0                | Gb/s  |
|                          |                                        | 8              | 0.5–1.29    |              | 0.5–1.0                | Gb/s  |
|                          |                                        | 16             | N/A         |              |                        | Gb/s  |
| F <sub>GTHQRANGE1</sub>  | QPLL line rate range 1                 | 1              | 8.0–11.85   | 8.0–11.3     | 8.0–8.5                | Gb/s  |
|                          |                                        | 2              | 4.0–5.925   | 4.0–5.65     | 4.0–4.25               | Gb/s  |
|                          |                                        | 4              | 2.0–2.9625  | 2.0–2.825    | 2.0–2.125              | Gb/s  |
|                          |                                        | 8              | 1.0–1.48125 | 1.0–1.4125   | 1.0–1.0625             | Gb/s  |
|                          |                                        | 16             | N/A         |              |                        | Gb/s  |
| F <sub>GTHQRANGE2</sub>  | QPLL line rate range 2                 | 1              | 11.85–13.1  | N/A          |                        | Gb/s  |
|                          |                                        | 2              | 5.925–6.55  | N/A          |                        | Gb/s  |
|                          |                                        | 4              | 2.96–3.275  | N/A          |                        | Gb/s  |
|                          |                                        | 8              | 1.48–1.63   | N/A          |                        | Gb/s  |
|                          |                                        | 16             | 0.74–0.81   | N/A          |                        | Gb/s  |
| F <sub>GCPLLRANGE</sub>  | GTH transceiver CPLL frequency range   |                | 1.6–5.16    |              | 1.6–4.0                | GHz   |
| F <sub>GQPLLRange1</sub> | GTH transceiver QPLL frequency range 1 |                | 8.0–11.85   | 8.0–11.3     | 8.0–8.5                | GHz   |
| F <sub>GQPLLRange2</sub> | GTH transceiver QPLL frequency range 2 |                | 11.85–13.1  | N/A          |                        | GHz   |

### Notes:

- The -1 speed grade requires a 4-byte internal data width for operation above 5.0 Gb/s. A -1 speed grade with V<sub>CCINT</sub> = 0.9V, as described in the *Lowering Power using the Voltage Identification Bit* application note ([XAPP555](#)), requires a 4-byte internal data width for operation above 3.8 Gb/s.

Table 69: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol                 | Description                 | Speed Grade |     |     |     | Units |
|------------------------|-----------------------------|-------------|-----|-----|-----|-------|
|                        |                             | -3/-2G      | -2L | -2  | -1  |       |
| F <sub>GTHDRPCLK</sub> | GTHDRPCLK maximum frequency | 175         | 175 | 175 | 156 | MHz   |

## GTH Transceiver Protocol Jitter Characteristics

For Table 75 through Table 80, the 7 Series FPGAs GTX/GTH Transceiver User Guide ([UG476](#)) contains recommended settings for optimal usage of protocol specific characteristics.

Table 75: Gigabit Ethernet Protocol Characteristics (GTH Transceivers)

| Description                                                      | Line Rate (Mb/s) | Min   | Max  | Units |
|------------------------------------------------------------------|------------------|-------|------|-------|
| <b>Gigabit Ethernet Transmitter Jitter Generation</b>            |                  |       |      |       |
| Total transmitter jitter (T <sub>TJ</sub> )                      | 1250             | –     | 0.24 | UI    |
| <b>Gigabit Ethernet Receiver High Frequency Jitter Tolerance</b> |                  |       |      |       |
| Total receiver jitter tolerance                                  | 1250             | 0.749 | –    | UI    |

Table 76: XAUI Protocol Characteristics (GTH Transceivers)

| Description                                          | Line Rate (Mb/s) | Min  | Max  | Units |
|------------------------------------------------------|------------------|------|------|-------|
| <b>XAUI Transmitter Jitter Generation</b>            |                  |      |      |       |
| Total transmitter jitter (T <sub>TJ</sub> )          | 3125             | –    | 0.35 | UI    |
| <b>XAUI Receiver High Frequency Jitter Tolerance</b> |                  |      |      |       |
| Total receiver jitter tolerance                      | 3125             | 0.65 | –    | UI    |

Table 77: PCI Express Protocol Characteristics (GTH Transceivers)<sup>(1)</sup>

| Standard                                             | Description                                   |                  | Line Rate (Mb/s) | Min    | Max   | Units |
|------------------------------------------------------|-----------------------------------------------|------------------|------------------|--------|-------|-------|
| PCI Express Transmitter Jitter Generation            |                                               |                  |                  |        |       |       |
| PCI Express Gen 1                                    | Total transmitter jitter                      |                  | 2500             | –      | 0.25  | UI    |
| PCI Express Gen 2                                    | Total transmitter jitter                      |                  | 5000             | –      | 0.25  | UI    |
| PCI Express Gen 3 <sup>(2)</sup>                     | Total transmitter jitter uncorrelated         |                  | 8000             | –      | 31.25 | ps    |
|                                                      | Deterministic transmitter jitter uncorrelated |                  |                  | –      | 12    | ps    |
| PCI Express Receiver High Frequency Jitter Tolerance |                                               |                  |                  |        |       |       |
| PCI Express Gen 1                                    | Total receiver jitter tolerance               |                  | 2500             | 0.65   | –     | UI    |
| PCI Express Gen 2 <sup>(3)</sup>                     | Receiver inherent timing error                |                  | 5000             | 0.40   | –     | UI    |
|                                                      | Receiver inherent deterministic timing error  |                  |                  | 0.30   | –     | UI    |
| PCI Express Gen 3 <sup>(2)</sup>                     | Receiver sinusoidal jitter tolerance          | 0.03 MHz–1.0 MHz | 8000             | 1.00   | –     | UI    |
|                                                      |                                               | 1.0 MHz–10 MHz   |                  | Note 4 | –     | UI    |
|                                                      |                                               | 10 MHz–100 MHz   |                  | 0.10   | –     | UI    |

### Notes:

1. Tested per card electromechanical (CEM) methodology.
2. PCI-SIG 3.0 certification and compliance test boards are currently not available.
3. Using common REFCLK.
4. Between 1 MHz and 10 MHz the minimum sinusoidal jitter roll-off with a slope of 20dB/decade.

Table 78: CEI-6G and CEI-11G Protocol Characteristics (GTH Transceivers)

| Description                                      | Line Rate (Mb/s) | Interface     | Min   | Max | Units |
|--------------------------------------------------|------------------|---------------|-------|-----|-------|
| CEI-6G Transmitter Jitter Generation             |                  |               |       |     |       |
| Total transmitter jitter <sup>(1)</sup>          | 4976–6375        | CEI-6G-SR     | –     | 0.3 | UI    |
|                                                  |                  | CEI-6G-LR     | –     | 0.3 | UI    |
| CEI-6G Receiver High Frequency Jitter Tolerance  |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(1)</sup>   | 4976–6375        | CEI-6G-SR     | 0.6   | –   | UI    |
|                                                  |                  | CEI-6G-LR     | 0.95  | –   | UI    |
| CEI-11G Transmitter Jitter Generation            |                  |               |       |     |       |
| Total transmitter jitter <sup>(2)</sup>          | 9950–11100       | CEI-11G-SR    | –     | 0.3 | UI    |
|                                                  |                  | CEI-11G-LR/MR | –     | 0.3 | UI    |
| CEI-11G Receiver High Frequency Jitter Tolerance |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(2)</sup>   | 9950–11100       | CEI-11G-SR    | 0.65  | –   | UI    |
|                                                  |                  | CEI-11G-MR    | 0.65  | –   | UI    |
|                                                  |                  | CEI-11G-LR    | 0.825 | –   | UI    |

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 79: SFP+ Protocol Characteristics (GTH Transceivers)

| Description                              | Line Rate (Mb/s)       | Min | Max  | Units |
|------------------------------------------|------------------------|-----|------|-------|
| SFP+ Transmitter Jitter Generation       |                        |     |      |       |
| Total transmitter jitter                 | 9830.40 <sup>(1)</sup> | –   | 0.28 | UI    |
|                                          | 9953.00                |     |      |       |
|                                          | 10312.50               |     |      |       |
|                                          | 10518.75               |     |      |       |
|                                          | 11100.00               |     |      |       |
| SFP+ Receiver Frequency Jitter Tolerance |                        |     |      |       |
| Total receiver jitter tolerance          | 9830.40 <sup>(1)</sup> | 0.7 | –    | UI    |
|                                          | 9953.00                |     |      |       |
|                                          | 10312.50               |     |      |       |
|                                          | 10518.75               |     |      |       |
|                                          | 11100.00               |     |      |       |

**Notes:**

1. Line rated used for CPRI over SFP+ applications.

Table 82: XADC Specifications (Cont'd)

| Parameter                           | Symbol            | Comments/Conditions                                                      | Min    | Typ  | Max    | Units |
|-------------------------------------|-------------------|--------------------------------------------------------------------------|--------|------|--------|-------|
| <b>XADC Reference<sup>(5)</sup></b> |                   |                                                                          |        |      |        |       |
| External Reference                  | V <sub>REFP</sub> | Externally supplied reference voltage                                    | 1.20   | 1.25 | 1.30   | V     |
| On-Chip Reference                   |                   | Ground V <sub>REFP</sub> pin to AGND,<br>T <sub>j</sub> = -40°C to 100°C | 1.2375 | 1.25 | 1.2625 | V     |

**Notes:**

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for new BitGen option XADCEnhancedLinearity = ON.
- For a detailed description, see the ADC chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* (UG480).
- For a detailed description, see the Timing chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* (UG480).
- Any variation in the reference voltage from the nominal V<sub>REFP</sub> = 1.25V and V<sub>REFN</sub> = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.

## Configuration Switching Characteristics

Table 83: Configuration Switching Characteristics

| Symbol                             | Description                                                    | Virtex-7 T and XT Devices | Speed Grade |            |        | Units       |
|------------------------------------|----------------------------------------------------------------|---------------------------|-------------|------------|--------|-------------|
|                                    |                                                                |                           | -3          | -2/-2L/-2G | -1     |             |
| Power-up Timing Characteristics    |                                                                |                           |             |            |        |             |
| T <sub>PL</sub> <sup>(1)</sup>     | Program latency                                                |                           | 5           | 5          | 5      | ms, Max     |
| T <sub>POR</sub> <sup>(1)</sup>    | Power-on reset (50ms ramp rate time)                           |                           | 10/50       | 10/50      | 10/50  | ms, Min/Max |
|                                    | Power-on reset (1ms ramp rate time)                            |                           | 10/35       | 10/35      | 10/35  | ms, Min/Max |
| T <sub>PROGRAM</sub>               | Program pulse width                                            |                           | 250         | 250        | 250    | ns, Min     |
| CCLK Output (Master Mode)          |                                                                |                           |             |            |        |             |
| T <sub>ICCK</sub>                  | Master CCLK output delay                                       |                           | 150         | 150        | 150    | ns, Min     |
| T <sub>MCCKL</sub>                 | Master CCLK clock Low time duty cycle                          |                           | 40/60       | 40/60      | 40/60  | %, Min/Max  |
| T <sub>MCCKH</sub>                 | Master CCLK clock High time duty cycle                         |                           | 40/60       | 40/60      | 40/60  | %, Min/Max  |
| F <sub>MCCK</sub>                  | Master CCLK frequency                                          |                           | 100         | 100        | 100    | MHz, Max    |
|                                    | Master CCLK frequency for AES encrypted x16                    |                           | 50          | 50         | 50     | MHz, Max    |
| F <sub>MCCK_START</sub>            | Master CCLK frequency at start of configuration                |                           | 3           | 3          | 3      | MHz, Typ    |
| F <sub>MCCKTOL</sub>               | Frequency tolerance, master mode with respect to nominal CCLK. |                           | ±50         | ±50        | ±50    | %, Max      |
| CCLK Input (Slave Modes)           |                                                                |                           |             |            |        |             |
| T <sub>SCCKL</sub>                 | Slave CCLK clock minimum Low time                              |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| T <sub>SCCKH</sub>                 | Slave CCLK clock minimum High time                             |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| F <sub>SCCK</sub>                  | Slave CCLK frequency                                           |                           | 100         | 100        | 100    | MHz, Max    |
| EMCCLK Input (Master Mode)         |                                                                |                           |             |            |        |             |
| T <sub>EMCCKL</sub>                | External master CCLK Low time                                  |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| T <sub>EMCCKH</sub>                | External master CCLK High time                                 |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| F <sub>EMCCK</sub>                 | External master CCLK frequency                                 |                           | 100         | 100        | 100    | MHz, Max    |
| Internal Configuration Access Port |                                                                |                           |             |            |        |             |
| F <sub>ICAPCK</sub>                | Internal configuration access port (ICAPE2)                    |                           | 100.00      | 100.00     | 100.00 | MHz, Max    |