



Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	37950
Number of Logic Elements/Cells	485760
Total RAM Bits	37969920
Number of I/O	600
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1156-BBGA, FCBGA
Supplier Device Package	1157-FCBGA (35x35)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc7vx485t-2ff1157i">https://www.e-xfl.com/product-detail/xilinx/xc7vx485t-2ff1157i</a>

## Power-On/Off Power Supply Sequencing

The recommended power-on sequence is  $V_{CCINT}$ ,  $V_{CCBRAM}$ ,  $V_{CCAUX}$ ,  $V_{CCAUX\_IO}$ , and  $V_{CCO}$  to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If  $V_{CCINT}$  and  $V_{CCBRAM}$  have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If  $V_{CCAUX}$ ,  $V_{CCAUX\_IO}$ , and  $V_{CCO}$  have the same recommended voltage levels then they can be powered by the same supply and ramped simultaneously.

For  $V_{CCO}$  voltages of 3.3V in HR I/O banks and configuration bank 0:

- The voltage difference between  $V_{CCO}$  and  $V_{CCAUX}$  must not exceed 2.625V for longer than  $T_{VCCO2VCCAUX}$  for each power-on/off cycle to maintain device reliability levels.
- The  $T_{VCCO2VCCAUX}$  time can be allocated in any percentage between the power-on and power-off ramps.

The recommended power-on sequence to achieve minimum current draw for the GTX/GTH transceivers is  $V_{CCINT}$ ,  $V_{MGTAVCC}$ ,  $V_{MGTAVTT}$  OR  $V_{MGTAVCC}$ ,  $V_{CCINT}$ ,  $V_{MGTAVTT}$ . There is no recommended sequencing for  $V_{MGTAVCAUX}$ . Both  $V_{MGTAVCC}$  and  $V_{CCINT}$  can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from  $V_{MGTAVTT}$  can be higher than specifications during power-up and power-down.

- When  $V_{MGTAVTT}$  is powered before  $V_{MGTAVCC}$  and  $V_{MGTAVTT} - V_{MGTAVCC} > 150$  mV and  $V_{MGTAVCC} < 0.7$ V, the  $V_{MGTAVTT}$  current draw can increase by 460 mA per transceiver during  $V_{MGTAVCC}$  ramp up. The duration of the current draw can be up to  $0.3 \times T_{MGTAVCC}$  (ramp time from GND to 90% of  $V_{MGTAVCC}$ ). The reverse is true for power-down.
- When  $V_{MGTAVTT}$  is powered before  $V_{CCINT}$  and  $V_{MGTAVTT} - V_{CCINT} > 150$  mV and  $V_{CCINT} < 0.7$ V, the  $V_{MGTAVTT}$  current draw can increase by 50 mA per transceiver during  $V_{CCINT}$  ramp up. The duration of the current draw can be up to  $0.3 \times T_{VCCINT}$  (ramp time from GND to 90% of  $V_{CCINT}$ ). The reverse is true for power-down.

## LVDS DC Specifications (LVDS\_25)

The LVDS standard is available in the HR I/O banks.

**Table 12: LVDS\_25 DC Specifications<sup>(1)</sup>**

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply voltage		2.375	2.500	2.625	V
$V_{OH}$	Output High voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	–	–	1.675	V
$V_{OL}$	Output Low voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	0.700	–	–	V
$V_{ODIFF}$	Differential output voltage ( $Q - \bar{Q}$ ), Q = High ( $Q - Q$ ), $\bar{Q}$ = High	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	247	350	600	mV
$V_{OCM}$	Output common-mode voltage	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	1.000	1.250	1.425	V
$V_{IDIFF}$	Differential input voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High		100	350	600	mV
$V_{ICM}$	Input common-mode voltage		0.300	1.200	1.425	V

**Notes:**

1. Differential inputs for LVDS\_25 can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the 7 Series FPGAs SelectIO Resources User Guide ([UG471](#)) for more information.

## LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks.

**Table 13: LVDS DC Specifications**

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply voltage		1.710	1.800	1.890	V
$V_{OH}$	Output High voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	–	–	1.675	V
$V_{OL}$	Output Low voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	0.825	–	–	V
$V_{ODIFF}$	Differential output voltage ( $Q - \bar{Q}$ ), Q = High ( $Q - Q$ ), $\bar{Q}$ = High	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	247	350	600	mV
$V_{OCM}$	Output common-mode voltage	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	1.000	1.250	1.425	V
$V_{IDIFF}$	Differential input voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High	Common-mode input voltage = 1.25V	100	350	600	mV
$V_{ICM}$	Input common-mode voltage	Differential input voltage = ±350 mV	0.300	1.200	1.425	V

**Notes:**

1. Differential inputs for LVDS can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the 7 Series FPGAs SelectIO Resources User Guide ([UG471](#)) for more information.

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 15](#) correlates the current status of each Virtex-7 T and XT device on a per speed grade basis.

[Table 15: Virtex-7 T and XT Device Speed Grade Designations](#)

Device	Speed Grade Designations		
	Advance	Preliminary	Production
XC7V585T			-3, -2, -2L, -1
XC7V2000T	-2L, -2G		-2, -1
XC7VX330T			-3, -2, -2L, -1
XC7VX415T			-3, -2, -2L, -1
XC7VX485T			-3, -2, -2L, -1
XC7VX550T			-3, -2, -2L, -1
XC7VX690T			-3, -2, -2L, -1
XC7VX980T	-2, -2L, -1		
XC7VX1140T	-2, -2L, -2G, -1		

## Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 16](#) lists the production released Virtex-7 T and XT device, speed grade, and the minimum corresponding supported speed specification version and software revisions. The software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

[Table 16: Virtex-7 T and XT Device Production Software and Speed Specification Release](#)

Device	Speed Grade Designations				
	-3	-2G	-2	-2L	-1
XC7V585T	Vivado 2012.4 v1.08 or ISE 14.2 v1.06	N/A	Vivado 2012.4 v1.08 or ISE 14.2 v1.06		
XC7V2000T	N/A		Vivado 2012.4 v1.07		Vivado 2012.4 v1.07
XC7VX330T	Vivado 2013.1 v1.08 or ISE 14.5 v1.08	N/A	Vivado 2013.1 v1.08 or ISE 14.5 v1.08		
XC7VX415T		N/A			
XC7VX485T	Vivado 2012.4 v1.08 or ISE 14.2 v1.06	N/A	Vivado 2012.4 v1.08 or ISE 14.2 v1.06		
XC7VX550T	Vivado 2013.1 v1.08 or ISE 14.5 v1.08	N/A	Vivado 2013.1 v1.08 or ISE 14.5 v1.08		
XC7VX690T	Vivado 2013.1 v1.08 or ISE 14.5 v1.08	N/A	Vivado 2013.1 v1.08 or ISE 14.5 v1.08		
XC7VX980T	N/A	N/A			
XC7VX1140T	N/A				

### Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>			T <sub>IOOP</sub>			T <sub>IOTP</sub>			Units	
	Speed Grade			Speed Grade			Speed Grade				
	-3	-2/-2L/-2G	-1	-3	-2/-2L/-2G	-1	-3	-2/-2L/-2G	-1		
DIFF_HSTL_I_18_F	0.75	0.79	0.92	1.04	1.16	1.24	1.68	1.91	2.06	ns	
DIFF_HSTL_II_18_F	0.75	0.79	0.92	0.98	1.09	1.16	1.62	1.85	1.98	ns	
DIFF_HSTL_I_DCI_18_F	0.75	0.79	0.92	1.04	1.16	1.24	1.67	1.91	2.06	ns	
DIFF_HSTL_II_DCI_18_F	0.75	0.79	0.92	0.98	1.09	1.16	1.61	1.85	1.98	ns	
DIFF_HSTL_II_T_DCI_18_F	0.75	0.79	0.92	1.04	1.16	1.24	1.67	1.91	2.06	ns	
LVCMOS18_S2	0.47	0.50	0.60	3.95	4.28	4.85	4.59	5.04	5.67	ns	
LVCMOS18_S4	0.47	0.50	0.60	2.67	2.98	3.43	3.31	3.73	4.26	ns	
LVCMOS18_S6	0.47	0.50	0.60	2.14	2.38	2.72	2.77	3.14	3.54	ns	
LVCMOS18_S8	0.47	0.50	0.60	1.98	2.21	2.52	2.61	2.97	3.35	ns	
LVCMOS18_S12	0.47	0.50	0.60	1.70	1.91	2.17	2.34	2.67	2.99	ns	
LVCMOS18_S16	0.47	0.50	0.60	1.57	1.75	1.97	2.20	2.51	2.79	ns	
LVCMOS18_F2	0.47	0.50	0.60	3.50	3.87	4.48	4.14	4.63	5.30	ns	
LVCMOS18_F4	0.47	0.50	0.60	2.23	2.50	2.87	2.87	3.25	3.69	ns	
LVCMOS18_F6	0.47	0.50	0.60	1.80	2.00	2.26	2.43	2.76	3.08	ns	
LVCMOS18_F8	0.47	0.50	0.60	1.46	1.72	2.04	2.10	2.47	2.86	ns	
LVCMOS18_F12	0.47	0.50	0.60	1.26	1.40	1.53	1.89	2.16	2.35	ns	
LVCMOS18_F16	0.47	0.50	0.60	1.19	1.33	1.44	1.83	2.08	2.26	ns	
LVCMOS15_S2	0.59	0.62	0.73	3.55	3.89	4.45	4.19	4.65	5.27	ns	
LVCMOS15_S4	0.59	0.62	0.73	2.45	2.70	3.06	3.08	3.45	3.89	ns	
LVCMOS15_S6	0.59	0.62	0.73	2.24	2.51	2.88	2.88	3.26	3.71	ns	
LVCMOS15_S8	0.59	0.62	0.73	1.91	2.16	2.49	2.55	2.91	3.31	ns	
LVCMOS15_S12	0.59	0.62	0.73	1.77	1.98	2.23	2.41	2.73	3.05	ns	
LVCMOS15_S16	0.59	0.62	0.73	1.62	1.81	2.02	2.26	2.56	2.84	ns	
LVCMOS15_F2	0.59	0.62	0.73	3.38	3.69	4.18	4.02	4.44	5.00	ns	
LVCMOS15_F4	0.59	0.62	0.73	2.04	2.21	2.44	2.68	2.97	3.26	ns	
LVCMOS15_F6	0.59	0.62	0.73	1.47	1.74	2.09	2.10	2.50	2.91	ns	
LVCMOS15_F8	0.59	0.62	0.73	1.31	1.46	1.61	1.95	2.22	2.43	ns	
LVCMOS15_F12	0.59	0.62	0.73	1.21	1.34	1.45	1.84	2.10	2.27	ns	
LVCMOS15_F16	0.59	0.62	0.73	1.18	1.31	1.41	1.82	2.07	2.23	ns	
LVCMOS12_S2	0.64	0.67	0.78	3.38	3.80	4.48	4.02	4.55	5.30	ns	
LVCMOS12_S4	0.64	0.67	0.78	2.62	2.94	3.43	3.26	3.70	4.25	ns	
LVCMOS12_S6	0.64	0.67	0.78	2.05	2.33	2.72	2.69	3.08	3.54	ns	
LVCMOS12_S8	0.64	0.67	0.78	1.94	2.18	2.51	2.58	2.94	3.33	ns	
LVCMOS12_F2	0.64	0.67	0.78	2.84	3.15	3.62	3.48	3.90	4.44	ns	
LVCMOS12_F4	0.64	0.67	0.78	1.97	2.18	2.44	2.61	2.93	3.26	ns	
LVCMOS12_F6	0.64	0.67	0.78	1.33	1.51	1.70	1.96	2.26	2.52	ns	
LVCMOS12_F8	0.64	0.67	0.78	1.27	1.42	1.55	1.91	2.18	2.37	ns	
LVDCI_18	0.47	0.50	0.60	1.99	2.15	2.35	2.62	2.91	3.17	ns	

Table 27: IO\_FIFO Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>IO_FIFO Clock to Out Delays</b>					
T <sub>OFFCKO_DO</sub>	RDCLK to Q outputs	0.51	0.56	0.63	ns
T <sub>CKO_FLAGS</sub>	Clock to IO_FIFO flags	0.59	0.62	0.81	ns
<b>Setup/Hold</b>					
T <sub>CCK_D/T<sub>CKC_D</sub></sub>	D inputs to WRCLK	0.43/-0.01	0.47/-0.01	0.53/-0.01	ns
T <sub>IFFCCK_WREN/T<sub>IFFCKC_WREN</sub></sub>	WREN to WRCLK	0.39/-0.01	0.43/-0.01	0.50/-0.01	ns
T <sub>OFFCCK_RDEN/T<sub>OFFCKC_RDEN</sub></sub>	RDEN to RDCLK	0.49/0.01	0.53/0.02	0.61/0.02	ns
<b>Minimum Pulse Width</b>					
T <sub>PWH_IO_FIFO</sub>	RESET, RDCLK, WRCLK	0.81	0.92	1.08	ns
T <sub>PWL_IO_FIFO</sub>	RESET, RDCLK, WRCLK	0.81	0.92	1.08	ns
<b>Maximum Frequency</b>					
F <sub>MAX</sub>	RDCLK and WRCLK	533.05	470.37	400.00	MHz

## CLB Switching Characteristics

Table 28: CLB Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Combinatorial Delays</b>					
T <sub>ILO</sub>	An – Dn LUT address to A	0.05	0.05	0.06	ns, Max
T <sub>ILO_2</sub>	An – Dn LUT address to AMUX/CMUX	0.15	0.16	0.19	ns, Max
T <sub>ILO_3</sub>	An – Dn LUT address to BMUX_A	0.24	0.25	0.30	ns, Max
T <sub>ITO</sub>	An – Dn inputs to A – D Q outputs	0.58	0.61	0.74	ns, Max
T <sub>AXA</sub>	AX inputs to AMUX output	0.38	0.40	0.49	ns, Max
T <sub>AXB</sub>	AX inputs to BMUX output	0.40	0.42	0.52	ns, Max
T <sub>AXC</sub>	AX inputs to CMUX output	0.39	0.41	0.50	ns, Max
T <sub>AXD</sub>	AX inputs to DMUX output	0.43	0.44	0.52	ns, Max
T <sub>BXB</sub>	BX inputs to BMUX output	0.31	0.33	0.40	ns, Max
T <sub>BXD</sub>	BX inputs to DMUX output	0.38	0.39	0.47	ns, Max
T <sub>CXC</sub>	CX inputs to CMUX output	0.27	0.28	0.34	ns, Max
T <sub>CXD</sub>	CX inputs to DMUX output	0.33	0.34	0.41	ns, Max
T <sub>DXD</sub>	DX inputs to DMUX output	0.32	0.33	0.40	ns, Max
<b>Sequential Delays</b>					
T <sub>CKO</sub>	Clock to AQ – DQ outputs	0.26	0.27	0.32	ns, Max
T <sub>SHCKO</sub>	Clock to AMUX – DMUX outputs	0.32	0.32	0.39	ns, Max
<b>Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK</b>					
T <sub>AS/T<sub>AH</sub></sub>	A <sub>N</sub> – D <sub>N</sub> input to CLK on A – D flip-flops	0.01/0.12	0.02/0.13	0.03/0.18	ns, Min
T <sub>DICK/T<sub>CKDI</sub></sub>	A <sub>X</sub> – D <sub>X</sub> input to CLK on A – D flip-flops	0.04/0.14	0.04/0.14	0.05/0.20	ns, Min
	A <sub>X</sub> – D <sub>X</sub> input through MUXs and/or carry logic to CLK on A – D flip-flops	0.36/0.10	0.37/0.11	0.46/0.16	ns, Min
T <sub>CECK_CLB/T<sub>CKCE_CLB</sub></sub>	CE input to CLK on A – D flip-flops	0.19/0.05	0.20/0.05	0.25/0.05	ns, Min
T <sub>SRCK/T<sub>CKSR</sub></sub>	SR input to CLK on A – D flip-flops	0.30/0.05	0.31/0.07	0.37/0.09	ns, Min
<b>Set/Reset</b>					
T <sub>SRMIN</sub>	SR input minimum pulse width	0.52	0.78	1.04	ns, Min
T <sub>RQ</sub>	Delay from SR input to AQ – DQ flip-flops	0.38	0.38	0.46	ns, Max
T <sub>CEO</sub>	Delay from CE input to AQ – DQ flip-flops	0.34	0.35	0.43	ns, Max
F <sub>TOG</sub>	Toggle frequency (for export control)	1818	1818	1818	MHz

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 29: CLB Distributed RAM Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Sequential Delays</b>					
T <sub>SHCKO</sub> <sup>(1)</sup>	Clock to A – B outputs	0.68	0.70	0.85	ns, Max
T <sub>SHCKO_1</sub>	Clock to AMUX – BMUX outputs	0.91	0.95	1.15	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>					
T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>	A – D inputs to CLK	0.45/0.23	0.45/0.24	0.54/0.27	ns, Min
T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>	Address An inputs to clock	0.13/0.50	0.14/0.50	0.17/0.58	ns, Min
	Address An inputs through MUXs and/or carry logic to clock	0.40/0.16	0.42/0.17	0.52/0.23	ns, Min
T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>	WE input to clock	0.29/0.09	0.30/0.09	0.36/0.09	ns, Min
T <sub>CECK_LRAM</sub> /T <sub>CKCE_LRAM</sub>	CE input to CLK	0.29/0.09	0.30/0.09	0.37/0.09	ns, Min
<b>Clock CLK</b>					
T <sub>MPW</sub>	Minimum pulse width	0.68	0.77	0.91	ns, Min
T <sub>MCP</sub>	Minimum clock period	1.35	1.54	1.82	ns, Min

**Notes:**

1. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 30: CLB Shift Register Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Sequential Delays</b>					
T <sub>REG</sub>	Clock to A – D outputs	0.96	0.98	1.20	ns, Max
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output	1.19	1.23	1.50	ns, Max
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output	0.89	0.91	1.10	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>					
T <sub>WS_SHFREG</sub> /T <sub>WH_SHFREG</sub>	WE input	0.26/0.09	0.27/0.09	0.33/0.09	ns, Min
T <sub>CECK_SHFREG</sub> /T <sub>CKCE_SHFREG</sub>	CE input to CLK	0.27/0.09	0.28/0.09	0.33/0.09	ns, Min
T <sub>DS_SHFREG</sub> /T <sub>DH_SHFREG</sub>	A – D inputs to CLK	0.28/0.26	0.28/0.26	0.33/0.30	ns, Min
<b>Clock CLK</b>					
T <sub>MPW_SHFREG</sub>	Minimum pulse width	0.55	0.65	0.78	ns, Min

## DSP48E1 Switching Characteristics

Table 32: DSP48E1 Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Setup and Hold Times of Data/Control Pins to the Input Register Clock</b>					
$T_{DSPDCK\_A\_AREG}/T_{DSPCKD\_A\_AREG}$	A input to A register CLK	0.24/0.12	0.27/0.14	0.31/0.16	ns
$T_{DSPDCK\_B\_BREG}/T_{DSPCKD\_B\_BREG}$	B input to B register CLK	0.28/0.13	0.32/0.14	0.39/0.15	ns
$T_{DSPDCK\_C\_CREG}/T_{DSPCKD\_C\_CREG}$	C input to C register CLK	0.15/0.15	0.17/0.17	0.20/0.20	ns
$T_{DSPDCK\_D\_DREG}/T_{DSPCKD\_D\_DREG}$	D input to D register CLK	0.21/0.19	0.27/0.22	0.35/0.26	ns
$T_{DSPDCK\_ACIN\_AREG}/T_{DSPCKD\_ACIN\_AREG}$	ACIN input to A register CLK	0.21/0.12	0.24/0.14	0.27/0.16	ns
$T_{DSPDCK\_BCIN\_BREG}/T_{DSPCKD\_BCIN\_BREG}$	BCIN input to B register CLK	0.22/0.13	0.25/0.14	0.30/0.15	ns
<b>Setup and Hold Times of Data Pins to the Pipeline Register Clock</b>					
$T_{DSPDCK\_{A,B}\_MREG\_MULT}/T_{DSPCKD\_{A,B}\_MREG\_MULT}$	{A, B,} input to M register CLK using multiplier	2.04/-0.01	2.34/-0.01	2.79/-0.01	ns
$T_{DSPDCK\_{A,B}\_ADREG}/T_{DSPCKD\_{A,B}\_ADREG}$	{A, D} input to AD register CLK	1.09/-0.02	1.25/-0.02	1.49/-0.02	ns
<b>Setup and Hold Times of Data/Control Pins to the Output Register Clock</b>					
$T_{DSPDCK\_{A,B}\_PREG\_MULT}/T_{DSPCKD\_{A,B}\_PREG\_MULT}$	{A, B,} input to P register CLK using multiplier	3.41/-0.24	3.90/-0.24	4.64/-0.24	ns
$T_{DSPDCK\_D\_PREG\_MULT}/T_{DSPCKD\_D\_PREG\_MULT}$	D input to P register CLK using multiplier	3.33/-0.62	3.81/-0.62	4.53/-0.62	ns
$T_{DSPDCK\_{A,B}\_PREG}/T_{DSPCKD\_{A,B}\_PREG}$	A or B input to P register CLK not using multiplier	1.47/-0.24	1.68/-0.24	2.00/-0.24	ns
$T_{DSPDCK\_C\_PREG}/T_{DSPCKD\_C\_PREG}$	C input to P register CLK not using multiplier	1.30/-0.22	1.49/-0.22	1.78/-0.22	ns
$T_{DSPDCK\_PCIN\_PREG}/T_{DSPCKD\_PCIN\_PREG}$	PCIN input to P register CLK	1.12/-0.13	1.28/-0.13	1.52/-0.13	ns
<b>Setup and Hold Times of the CE Pins</b>					
$T_{DSPDCK\_{CEA;CEB}\_{AREG;BREG}}/T_{DSPCKD\_{CEA;CEB}\_{AREG;BREG}}$	{CEA; CEB} input to {A; B} register CLK	0.30/0.05	0.36/0.06	0.44/0.09	ns
$T_{DSPDCK\_CEC\_CREG}/T_{DSPCKD\_CEC\_CREG}$	CEC input to C register CLK	0.24/0.08	0.29/0.09	0.36/0.11	ns
$T_{DSPDCK\_CED\_DREG}/T_{DSPCKD\_CED\_DREG}$	CED input to D register CLK	0.31/-0.02	0.36/-0.02	0.44/-0.02	ns
$T_{DSPDCK\_CEM\_MREG}/T_{DSPCKD\_CEM\_MREG}$	CEM input to M register CLK	0.26/0.15	0.29/0.17	0.33/0.20	ns
$T_{DSPDCK\_CEP\_PREG}/T_{DSPCKD\_CEP\_PREG}$	CEP input to P register CLK	0.31/0.01	0.36/0.01	0.45/0.01	ns
<b>Setup and Hold Times of the RST Pins</b>					
$T_{DSPDCK\_{RSTA;RSTB}\_{AREG;BREG}}/T_{DSPCKD\_{RSTA;RSTB}\_{AREG;BREG}}$	{RSTA, RSTB} input to {A, B} register CLK	0.34/0.10	0.39/0.11	0.47/0.13	ns
$T_{DSPDCK\_RSTC\_CREG}/T_{DSPCKD\_RSTC\_CREG}$	RSTC input to C register CLK	0.06/0.22	0.07/0.24	0.08/0.26	ns
$T_{DSPDCK\_RSTD\_DREG}/T_{DSPCKD\_RSTD\_DREG}$	RSTD input to D register CLK	0.37/0.06	0.42/0.06	0.50/0.07	ns
$T_{DSPDCK\_RSTM\_MREG}/T_{DSPCKD\_RSTM\_MREG}$	RSTM input to M register CLK	0.18/0.18	0.20/0.21	0.23/0.24	ns
$T_{DSPDCK\_RSTP\_PREG}/T_{DSPCKD\_RSTP\_PREG}$	RSTP input to P register CLK	0.24/0.01	0.26/0.01	0.30/0.01	ns
<b>Combinatorial Delays from Input Pins to Output Pins</b>					
$T_{DSPDO\_A\_CARRYOUT\_MULT}$	A input to CARRYOUT output using multiplier	3.21	3.69	4.39	ns
$T_{DSPDO\_D\_P\_MULT}$	D input to P output using multiplier	3.15	3.61	4.30	ns

Table 42: Clock-Capable Clock Input to Output Delay With MMCM

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> MMCM.						
TICKOFMMCMCC	Clock-capable clock input and OUTFF <i>with</i> MMCM	XC7V585T	1.07	1.07	1.07	ns
		XC7V2000T	N/A	0.82	0.82	ns
		XC7VX330T	1.01	1.01	1.01	ns
		XC7VX415T	1.07	1.07	1.07	ns
		XC7VX485T	0.91	0.91	0.91	ns
		XC7VX550T	0.97	0.97	0.97	ns
		XC7VX690T	1.07	1.07	1.07	ns
		XC7VX980T	N/A	0.96	0.96	ns
		XC7VX1140T	N/A	0.82	0.82	ns

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
2. MMCM output jitter is already included in the timing calculation.

Table 43: Clock-Capable Clock Input to Output Delay With PLL

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> PLL.						
TICKOFPPLLCC	Clock-capable clock input and OUTFF <i>with</i> PLL	XC7V585T	0.96	0.96	0.96	ns
		XC7V2000T	N/A	0.71	0.71	ns
		XC7VX330T	0.90	0.90	0.90	ns
		XC7VX415T	0.96	0.96	0.96	ns
		XC7VX485T	0.80	0.80	0.80	ns
		XC7VX550T	0.86	0.86	0.86	ns
		XC7VX690T	0.96	0.96	0.96	ns
		XC7VX980T	N/A	0.85	0.85	ns
		XC7VX1140T	N/A	0.71	0.71	ns

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
2. PLL output jitter is already included in the timing calculation.

Table 44: Pin-to-Pin, Clock-to-Out using BUFI0

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> BUFI0.					
TICKOFCFS	Clock-to-out of I/O clock for HR I/O banks	4.93	5.52	6.20	ns
	Clock-to-out of I/O clock for HP I/O banks	4.85	5.44	6.11	ns

## Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for Virtex-7 T and XT FPGA clock transmitter and receiver data-valid windows.

*Table 50: Package Skew*

Symbol	Description	Device	Package	Value	Units
$T_{PKGSKEW}$	Package Skew <sup>(1)</sup>	XC7V585T	FFG1157	232	ps
			FFG1761	255	ps
		XC7V2000T	FHG1761	308	ps
			FLG1925	266	ps
		XC7VX330T	FFG1157	170	ps
			FFG1761	270	ps
		XC7VX415T	FFG1157	203	ps
			FFG1158	237	ps
			FFG1927	183	ps
		XC7VX485T	FFG1157	191	ps
			FFG1158	209	ps
			FFG1761	274	ps
			FFG1927	209	ps
			FFG1930	304	ps
		XC7VX550T	FFG1158	217	ps
			FFG1927	254	ps
		XC7VX690T	FFG1157	239	ps
			FFG1158	217	ps
			FFG1761	284	ps
			FFG1926	238	ps
			FFG1927	254	ps
			FFG1930	287	ps
		XC7VX980T	FFG1926	242	ps
			FFG1928	199	ps
			FFG1930	243	ps
		XC7VX1140T	FLG1926	271	ps
			FLG1928	216	ps
			FLG1930	279	ps

**Notes:**

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

**Table 52** summarizes the DC specifications of the clock input of the GTX transceiver. Consult the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)) for further details.

**Table 52: GTX Transceiver Clock DC Input Level Specification**

Symbol	DC Parameter	Min	Typ	Max	Units
V <sub>IDIFF</sub>	Differential peak-to-peak input voltage	250	—	2000	mV
R <sub>IN</sub>	Differential input resistance	—	100	—	Ω
C <sub>EXT</sub>	Required external AC coupling capacitor	—	100	—	nF

## GTX Transceiver Switching Characteristics

Consult the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)) for further information.

**Table 53: GTX Transceiver Performance**

Symbol	Description	Output Divider	Speed Grade			Units
			-3/-2G	-2/-2L	-1 <sup>(1)</sup>	
F <sub>GTXMAX</sub> <sup>(2)</sup>	Maximum GTX transceiver data rate	12.5	10.3125	8.0	Gb/s	
F <sub>GTXMIN</sub> <sup>(2)</sup>	Minimum GTX transceiver data rate	0.500	0.500	0.500	Gb/s	
F <sub>GTXCRANGE</sub>	CPLL line rate range	1	3.2–6.6			Gb/s
		2	1.6–3.3			Gb/s
		4	0.8–1.65			Gb/s
		8	0.5–0.825			Gb/s
		16	N/A			Gb/s
F <sub>GTXQRANGE1</sub>	QPLL line rate range 1	1	5.93–8.0	5.93–8.0	5.93–8.0	Gb/s
		2	2.965–4.0	2.965–4.0	2.965–4.0	Gb/s
		4	1.4825–2.0	1.4825–2.0	1.4825–2.0	Gb/s
		8	0.74125–1.0	0.74125–1.0	0.74125–1.0	Gb/s
		16	N/A	N/A	N/A	Gb/s
F <sub>GTXQRANGE2</sub>	QPLL line rate range 2 <sup>(3)</sup>	1	9.8–12.5	9.8–10.3125	N/A	Gb/s
		2	4.9–6.25	4.9–5.15625	N/A	Gb/s
		4	2.45–3.125	2.45–2.578125	N/A	Gb/s
		8	1.225–1.5625	1.225–1.2890625	N/A	Gb/s
		16	0.6125–0.78125	0.6125–0.64453125	N/A	Gb/s
F <sub>GCPLLRANGE</sub>	GTX transceiver CPLL frequency range	1.6–3.3	1.6–3.3	1.6–3.3	GHz	
F <sub>GQPLL RANGE1</sub>	GTX transceiver QPLL frequency range 1	5.93–8.0	5.93–8.0	5.93–8.0	GHz	
F <sub>GQPLL RANGE2</sub>	GTX transceiver QPLL frequency range 2	9.8–12.5	9.8–10.3125	N/A	GHz	

### Notes:

- The -1 speed grade requires a 4-byte internal data width for operation above 5.0 Gb/s. A -1 speed grade with V<sub>CCINT</sub> = 0.9V, as described in the *Lowering Power using the Voltage Identification Bit* application note ([XAPP555](#)), requires a 4-byte internal data width for operation above 3.8 Gb/s.
- Data rates between 8.0 Gb/s and 9.8 Gb/s are not available.
- For QPLL line rate range 2, the maximum line rate with the divider N set to 66 is 10.3125Gb/s.

**Table 54: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics**

Symbol	Description	Speed Grade			Units
		-3/-2G	-2/-2L	-1	
F <sub>GTXDRPCLK</sub>	GTXDRPCLK maximum frequency	175.01	175.01	156.25	MHz

Table 57: GTX Transceiver User Clock Switching Characteristics<sup>(1)(2)</sup>

Symbol	Description	Data Width Conditions		Speed Grade			Units
		Internal Logic	Interconnect Logic	-3/-2G <sup>(3)</sup>	-2/-2L <sup>(3)</sup>	-1 <sup>(4)</sup>	
F <sub>TXOUT</sub>	TXOUTCLK maximum frequency			412.500	412.500	312.500	MHz
F <sub>RXOUT</sub>	RXOUTCLK maximum frequency			412.500	412.500	312.500	MHz
F <sub>TXIN</sub>	TXUSRCLK maximum frequency	16-bit	16-bit and 32-bit	412.500	412.500	312.500	MHz
		32-bit	32-bit	390.625	322.266	250.000	MHz
F <sub>RXIN</sub>	RXUSRCLK maximum frequency	16-bit	16-bit and 32-bit	412.500	412.500	312.500	MHz
		32-bit	32-bit	390.625	322.266	250.000	MHz
F <sub>TXIN2</sub>	TXUSRCLK2 maximum frequency	16-bit	16-bit	412.500	412.500	312.500	MHz
		16-bit and 32-bit	32-bit	390.625	322.266	250.000	MHz
		64-bit	64-bit	195.313	161.133	125.000	MHz
F <sub>RXIN2</sub>	RXUSRCLK2 maximum frequency	16-bit	16-bit	412.500	412.500	312.500	MHz
		16-bit and 32-bit	32-bit	390.625	322.266	250.000	MHz
		64-bit	64-bit	195.313	161.133	125.000	MHz

**Notes:**

1. Clocking must be implemented as described in the 7 Series FPGAs GTX/GTH Transceiver User Guide ([UG476](#)).
2. These frequencies are not supported for all possible transceiver configurations.
3. For speed grades -3, -2, -2L, and -2G, a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
4. For speed grade -1, a 16-bit data path can only be used for speeds less than 5.0 Gb/s. For speed grade -1C with V<sub>CCINT</sub> = 0.9V, as described in the *Lowering Power using the Voltage Identification Bit* application note ([XAPP555](#)), a 16-bit data path can only be used for speeds less than 3.8 Gb/s.

Table 58: GTX Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTXTX</sub>	Serial data rate range		0.500	–	F <sub>GTXMAX</sub>	Gb/s
T <sub>RTX</sub>	TX rise time	20%–80%	–	40	–	ps
T <sub>FTX</sub>	TX fall time	80%–20%	–	40	–	ps
T <sub>LLSKEW</sub>	TX lane-to-lane skew <sup>(1)</sup>		–	–	500	ps
V <sub>TXOOBVDP</sub>	Electrical idle amplitude		–	–	15	mV
T <sub>TXOOBTRANSITION</sub>	Electrical idle transition time		–	–	140	ns
TJ <sub>12.5</sub>	Total jitter <sup>(2)(4)</sup>	12.5 Gb/s	–	–	0.28	UI
DJ <sub>12.5</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>11.18</sub>	Total jitter <sup>(2)(4)</sup>	11.18 Gb/s	–	–	0.28	UI
DJ <sub>11.18</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>10.3125</sub>	Total jitter <sup>(2)(4)</sup>	10.3125 Gb/s	–	–	0.28	UI
DJ <sub>10.3125</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>9.953</sub>	Total jitter <sup>(2)(4)</sup>	9.953 Gb/s	–	–	0.28	UI
DJ <sub>9.953</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>9.8</sub>	Total jitter <sup>(2)(4)</sup>	9.8 Gb/s	–	–	0.28	UI
DJ <sub>9.8</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>8.0</sub>	Total jitter <sup>(2)(4)</sup>	8.0 Gb/s	–	–	0.30	UI
DJ <sub>8.0</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.15	UI
TJ <sub>6.6_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	6.6 Gb/s	–	–	0.28	UI
DJ <sub>6.6_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI

Table 59: GTX Transceiver Receiver Switching Characteristics

Symbol	Description		Min	Typ	Max	Units
$F_{GTXRX}$	Serial data rate	RX oversampler not enabled	0.500	—	$F_{GTXMAX}$	Gb/s
$T_{RXELECIDLE}$	Time for RXELECIDLE to respond to loss or restoration of data		—	10	—	ns
$RX_{OOBVDP}$	OOB detect threshold peak-to-peak		60	—	150	mV
$RX_{SST}$	Receiver spread-spectrum tracking <sup>(1)</sup>	Modulated @ 33 KHz	-5000	—	0	ppm
$RX_{RL}$	Run length (CID)		—	—	512	UI
$RX_{PPMTOL}$	Data/REFCLK PPM offset tolerance	Bit rates ≤ 6.6 Gb/s	-1250	—	1250	ppm
		Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s	-700	—	700	ppm
		Bit rates > 8.0 Gb/s	-200	—	200	ppm
<b>SJ Jitter Tolerance<sup>(2)</sup></b>						
$JT_{SJ12.5}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	12.5 Gb/s	0.3	—	—	UI
$JT_{SJ11.18}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	11.18 Gb/s	0.3	—	—	UI
$JT_{SJ10.32}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	10.32 Gb/s	0.3	—	—	UI
$JT_{SJ9.95}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	9.95 Gb/s	0.3	—	—	UI
$JT_{SJ9.8}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	9.8 Gb/s	0.3	—	—	UI
$JT_{SJ8.0}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	8.0 Gb/s	0.44	—	—	UI
$JT_{SJ6.6\_QPLL}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	6.6 Gb/s	0.48	—	—	UI
$JT_{SJ6.6\_CPLL}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	6.6 Gb/s	0.44	—	—	UI
$JT_{SJ5.0}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	5.0 Gb/s	0.44	—	—	UI
$JT_{SJ4.25}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	4.25 Gb/s	0.44	—	—	UI
$JT_{SJ3.75}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	3.75 Gb/s	0.44	—	—	UI
$JT_{SJ3.2}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(4)</sup>	0.45	—	—	UI
$JT_{SJ3.2L}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(5)</sup>	0.45	—	—	UI
$JT_{SJ2.5}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	2.5 Gb/s <sup>(6)</sup>	0.5	—	—	UI
$JT_{SJ1.25}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	1.25 Gb/s <sup>(7)</sup>	0.5	—	—	UI
$JT_{SJ500}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	500 Mb/s	0.4	—	—	UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b>						
$JT_{TJSE3.2}$	Total jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.70	—	—	UI
$JT_{TJSE6.6}$		6.6 Gb/s	0.70	—	—	UI
$JT_{SJSE3.2}$	Sinusoidal jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.1	—	—	UI
$JT_{SJSE6.6}$		6.6 Gb/s	0.1	—	—	UI

**Notes:**

1. Using RXOUT\_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of  $1e^{-12}$ .
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
5. CPLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
6. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
7. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
8. Composite jitter with RX equalizer enabled. DFE disabled.

Table 65: CPRI Protocol Characteristics (GTX Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
<b>CPRI Transmitter Jitter Generation</b>				
Total transmitter jitter	614.4	–	0.35	UI
	1228.8	–	0.35	UI
	2457.6	–	0.35	UI
	3072.0	–	0.35	UI
	4915.2	–	0.3	UI
	6144.0	–	0.3	UI
	9830.4	–	Note 1	UI
<b>CPRI Receiver Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	614.4	0.65	–	UI
	1228.8	0.65	–	UI
	2457.6	0.65	–	UI
	3072.0	0.65	–	UI
	4915.2	0.95	–	UI
	6144.0	0.95	–	UI
	9830.4	Note 1	–	UI

**Notes:**

1. Tested per SFP+ specification, see [Table 64](#).

## GTH Transceiver Specifications

### GTH Transceiver DC Input and Output Levels

Table 66 summarizes the DC specifications of the GTH transceivers in Virtex-7 T and XT FPGAs. Consult the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)) for further details.

Table 66: GTH Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units	
DV <sub>PPIN</sub>	Differential peak-to-peak input voltage (external AC coupled)	>10.3125 Gb/s	150	—	1250	mV	
		6.6 Gb/s to 10.3125 Gb/s	150	—	1250	mV	
		≤ 6.6 Gb/s	150	—	2000	mV	
V <sub>IN</sub>	Absolute input voltage	DC coupled V <sub>MGTAVTT</sub> = 1.2V	-400	—	V <sub>MGTAVTT</sub>	mV	
V <sub>CMIN</sub>	Common mode input voltage	DC coupled V <sub>MGTAVTT</sub> = 1.2V	—	2/3 V <sub>MGTAVTT</sub>	—	mV	
DV <sub>PPOUT</sub>	Differential peak-to-peak output voltage <sup>(1)</sup>	Transmitter output swing is set to 1010	—	—	800	mV	
V <sub>CMOUTDC</sub>	Common mode output voltage: DC coupled	Equation based	V <sub>MGTAVTT</sub> - DV <sub>PPOUT</sub> /4				mV
V <sub>CMOUTAC</sub>	Common mode output voltage: AC coupled	Equation based	V <sub>MGTAVTT</sub> - DV <sub>PPOUT</sub> /2				mV
R <sub>IN</sub>	Differential input resistance	—	100	—	—	Ω	
R <sub>OUT</sub>	Differential output resistance	—	100	—	—	Ω	
T <sub>OSKew</sub>	Transmitter output pair (TXP and TXN) intra-pair skew	—	—	—	10	ps	
C <sub>EXT</sub>	Recommended external AC coupling capacitor <sup>(2)</sup>	—	100	—	—	nF	

**Notes:**

1. The output swing and preemphasis levels are programmable using the attributes discussed in the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)), and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 4: Single-Ended Peak-to-Peak Voltage




Figure 5: Differential Peak-to-Peak Voltage

Table 72: GTH Transceiver User Clock Switching Characteristics<sup>(1)</sup>

Symbol	Description	Data Width Conditions		Speed Grade			Units
		Internal Logic	Interconnect Logic	-3E/-2GE <sup>(2)</sup>	-2(C&I)/-2LE <sup>(2)</sup>	-1(C&I) <sup>(3)</sup>	
F <sub>TXOUT</sub>	TXUSERCLKOUT maximum frequency			412.500	412.500	312.500	MHz
F <sub>RXOUT</sub>	RXUSERCLKOUT maximum frequency			412.500	412.500	312.500	MHz
F <sub>TXIN</sub>	TXUSERCLKIN maximum frequency	16-bit	16-bit and 32-bit	412.500	412.500	312.500	MHz
		32-bit	32-bit	409.375	353.125	265.625	MHz
F <sub>RXIN</sub>	RXUSERCLKIN maximum frequency	16-bit	16-bit and 32-bit	412.500	412.500	312.500	MHz
		32-bit	32-bit	409.375	353.125	265.625	MHz
F <sub>TXIN2</sub>	TXUSERCLKIN2 maximum frequency	16-bit	16-bit	412.500	412.500	312.500	MHz
		16-bit and 32-bit	32-bit	409.375	353.125	265.625	MHz
		64-bit	64-bit	204.688	176.563	132.813	MHz
F <sub>RXIN2</sub>	RXUSERCLKIN2 maximum frequency	16-bit	16-bit	412.500	412.500	312.500	MHz
		16-bit and 32-bit	32-bit	409.375	353.125	265.625	MHz
		64-bit	64-bit	204.688	176.563	132.813	MHz

**Notes:**

- Clocking must be implemented as described in the 7 Series FPGAs GTX/GTH Transceiver User Guide ([UG476](#)).
- For speed grades -3E, -2GE, -2C, -2L, and -2LE, a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
- For speed grade -1 (and when V<sub>CCINT</sub> = 0.9V), a 16-bit data path can only be used for speeds less than 5.0 Gb/s.

Table 73: GTH Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTHTX</sub>	Serial data rate range		0.500	–	F <sub>GTHMAX</sub>	Gb/s
T <sub>RTX</sub>	TX rise time	20%–80%	–	40	–	ps
T <sub>FTX</sub>	TX fall time	80%–20%	–	40	–	ps
T <sub>LLSKEW</sub>	TX lane-to-lane skew <sup>(1)</sup>		–	–	500	ps
V <sub>TXOOBVDP</sub>	Electrical idle amplitude		–	–	15	mV
T <sub>TXOOBTRANSITION</sub>	Electrical idle transition time		–	–	140	ns
TJ <sub>13.1</sub>	Total jitter <sup>(2)(4)</sup>	13.1 Gb/s	–	–	0.3	UI
DJ <sub>13.1</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>12.5</sub>	Total jitter <sup>(2)(4)</sup>	12.5 Gb/s	–	–	0.28	UI
DJ <sub>12.5</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>11.3</sub>	Total jitter <sup>(2)(4)</sup>	11.3 Gb/s	–	–	0.28	UI
DJ <sub>11.3</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>10.3125_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	10.3125 Gb/s	–	–	0.28	UI
DJ <sub>10.3125_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>10.3125_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	10.3125 Gb/s	–	–	0.33	UI
DJ <sub>10.3125_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		–	–	0.17	UI
TJ <sub>9.953</sub>	Total jitter <sup>(2)(4)</sup>	9.953 Gb/s	–	–	0.28	UI
DJ <sub>9.953</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>9.8</sub>	Total jitter <sup>(2)(4)</sup>	9.8 Gb/s	–	–	0.28	UI
DJ <sub>9.8</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI
TJ <sub>8.0_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	8.0 Gb/s	–	–	0.28	UI
DJ <sub>8.0_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		–	–	0.17	UI

Table 73: GTH Transceiver Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
TJ <sub>8.0_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	8.0 Gb/s	—	—	0.32	UI
DJ <sub>8.0_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.17	UI
TJ <sub>6.6_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	6.6 Gb/s	—	—	0.28	UI
DJ <sub>6.6_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>		—	—	0.17	UI
TJ <sub>6.6_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	6.6 Gb/s	—	—	0.30	UI
DJ <sub>6.6_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.15	UI
TJ <sub>5.0</sub>	Total jitter <sup>(3)(4)</sup>	5.0 Gb/s	—	—	0.30	UI
DJ <sub>5.0</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.15	UI
TJ <sub>4.25</sub>	Total jitter <sup>(3)(4)</sup>	4.25 Gb/s	—	—	0.30	UI
DJ <sub>4.25</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.15	UI
TJ <sub>3.75</sub>	Total jitter <sup>(3)(4)</sup>	3.75 Gb/s	—	—	0.30	UI
DJ <sub>3.75</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.15	UI
TJ <sub>3.20</sub>	Total jitter <sup>(3)(4)</sup>	3.20 Gb/s <sup>(5)</sup>	—	—	0.2	UI
DJ <sub>3.20</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.1	UI
TJ <sub>3.20L</sub>	Total jitter <sup>(3)(4)</sup>	3.20 Gb/s <sup>(6)</sup>	—	—	0.32	UI
DJ <sub>3.20L</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.16	UI
TJ <sub>2.5</sub>	Total jitter <sup>(3)(4)</sup>	2.5 Gb/s <sup>(7)</sup>	—	—	0.20	UI
DJ <sub>2.5</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.08	UI
TJ <sub>1.25</sub>	Total jitter <sup>(3)(4)</sup>	1.25 Gb/s <sup>(8)</sup>	—	—	0.15	UI
DJ <sub>1.25</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.06	UI
TJ <sub>500</sub>	Total jitter <sup>(3)(4)</sup>	500 Mb/s	—	—	0.1	UI
DJ <sub>500</sub>	Deterministic jitter <sup>(3)(4)</sup>		—	—	0.03	UI

**Notes:**

1. Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTH Quads).
2. Using QPLL\_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. Using CPLL\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
4. All jitter values are based on a bit-error ratio of 1e<sup>-12</sup>.
5. CPLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
6. CPLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
7. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
8. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

Table 78: CEI-6G and CEI-11G Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Interface	Min	Max	Units
<b>CEI-6G Transmitter Jitter Generation</b>					
Total transmitter jitter <sup>(1)</sup>	4976–6375	CEI-6G-SR	–	0.3	UI
		CEI-6G-LR	–	0.3	UI
<b>CEI-6G Receiver High Frequency Jitter Tolerance</b>					
Total receiver jitter tolerance <sup>(1)</sup>	4976–6375	CEI-6G-SR	0.6	–	UI
		CEI-6G-LR	0.95	–	UI
<b>CEI-11G Transmitter Jitter Generation</b>					
Total transmitter jitter <sup>(2)</sup>	9950–11100	CEI-11G-SR	–	0.3	UI
		CEI-11G-LR/MR	–	0.3	UI
<b>CEI-11G Receiver High Frequency Jitter Tolerance</b>					
Total receiver jitter tolerance <sup>(2)</sup>	9950–11100	CEI-11G-SR	0.65	–	UI
		CEI-11G-MR	0.65	–	UI
		CEI-11G-LR	0.825	–	UI

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 79: SFP+ Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
<b>SFP+ Transmitter Jitter Generation</b>				
Total transmitter jitter	9830.40 <sup>(1)</sup>	–	0.28	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			
<b>SFP+ Receiver Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	9830.40 <sup>(1)</sup>	0.7	–	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			

**Notes:**

1. Line rated used for CPRI over SFP+ applications.

Table 82: XADC Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
<b>XADC Reference<sup>(5)</sup></b>						
External Reference	V <sub>REFP</sub>	Externally supplied reference voltage	1.20	1.25	1.30	V
On-Chip Reference		Ground V <sub>REFP</sub> pin to AGND, T <sub>j</sub> = -40°C to 100°C	1.2375	1.25	1.2625	V

**Notes:**

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for new BitGen option XADCEnhancedLinearity = ON.
- For a detailed description, see the ADC chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* ([UG480](#)).
- For a detailed description, see the Timing chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* ([UG480](#)).
- Any variation in the reference voltage from the nominal V<sub>REFP</sub> = 1.25V and V<sub>REFN</sub> = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratio metric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.

## Configuration Switching Characteristics

Table 83: Configuration Switching Characteristics

Symbol	Description	Virtex-7 T and XT Devices	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
<b>Power-up Timing Characteristics</b>						
T <sub>PL</sub> <sup>(1)</sup>	Program latency		5	5	5	ms, Max
T <sub>POR</sub> <sup>(1)</sup>	Power-on reset (50ms ramp rate time)	10/50	10/50	10/50	ms, Min/Max	
	Power-on reset (1ms ramp rate time)	10/35	10/35	10/35	ms, Min/Max	
T <sub>PROGRAM</sub>	Program pulse width	250	250	250	ns, Min	
<b>CCLK Output (Master Mode)</b>						
T <sub>ICCK</sub>	Master CCLK output delay	150	150	150	ns, Min	
T <sub>MCCKL</sub>	Master CCLK clock Low time duty cycle	40/60	40/60	40/60	%, Min/Max	
T <sub>MCCKH</sub>	Master CCLK clock High time duty cycle	40/60	40/60	40/60	%, Min/Max	
F <sub>MCCK</sub>	Master CCLK frequency	100	100	100	MHz, Max	
	Master CCLK frequency for AES encrypted x16	50	50	50	MHz, Max	
F <sub>MCCK_START</sub>	Master CCLK frequency at start of configuration	3	3	3	MHz, Typ	
F <sub>MCCKTOL</sub>	Frequency tolerance, master mode with respect to nominal CCLK.	±50	±50	±50	%, Max	
<b>CCLK Input (Slave Modes)</b>						
T <sub>SCCKL</sub>	Slave CCLK clock minimum Low time	2.5	2.5	2.5	ns, Min	
T <sub>SCCKH</sub>	Slave CCLK clock minimum High time	2.5	2.5	2.5	ns, Min	
F <sub>SCCK</sub>	Slave CCLK frequency	100	100	100	MHz, Max	
<b>EMCCLK Input (Master Mode)</b>						
T <sub>EMCCKL</sub>	External master CCLK Low time	2.5	2.5	2.5	ns, Min	
T <sub>EMCCKH</sub>	External master CCLK High time	2.5	2.5	2.5	ns, Min	
F <sub>EMCCK</sub>	External master CCLK frequency	100	100	100	MHz, Max	
<b>Internal Configuration Access Port</b>						
F <sub>ICAPCK</sub>	Internal configuration access port (ICAPE2)	100.00	100.00	100.00	MHz, Max	

Table 83: Configuration Switching Characteristics (Cont'd)

Symbol	Description	Virtex-7 T and XT Devices	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
<b>Master/Slave Serial Mode Programming Switching</b>						
T <sub>DCCK/T<sub>CCKD</sub></sub>	DIN setup/hold		4.0/0.0	4.0/0.0	4.0/0.0	ns, Min
T <sub>CCO</sub>	DOUT clock to out		8.0	8.0	8.0	ns, Max
<b>SelectMAP Mode Programming Switching</b>						
T <sub>SMDCK/T<sub>SMCKD</sub></sub>	D[31:00] setup/hold		4.0/0.0	4.0/0.0	4.0/0.0	ns, Min
T <sub>SMCSCK/T<sub>SMCKCS</sub></sub>	CSI_B setup/hold		4.0/0.0	4.0/0.0	4.0/0.0	ns, Min
T <sub>SMWCCK/T<sub>SMCKW</sub></sub>	RDWR_B setup/hold		10.0/0.0	10.0/0.0	10.0/0.0	ns, Min
T <sub>SMCKSO</sub>	CSO_B clock to out (330 Ω pull-up resistor required)		7.0	7.0	7.0	ns, Max
T <sub>SMCO</sub>	D[31:00] clock to out in readback		8.0	8.0	8.0	ns, Max
F <sub>RBCCK</sub>	Readback frequency	SLR-based	70	70	70	MHz, Max
		All other devices	100	100	100	MHz, Max
<b>Boundary-Scan Port Timing Specifications</b>						
T <sub>TAPTCK/T<sub>TCKTAP</sub></sub>	TMS and TDI setup/hold	SLR-based	9.0/2.0	9.0/2.0	9.0/2.0	ns, Min
		All other devices	3.0/2.0	3.0/2.0	3.0/2.0	ns, Min
T <sub>TCKTDO</sub>	TCK falling edge to TDO output	SLR-based	17	17	17	ns, Max
		All other devices	7.0	7.0	7.0	ns, Max
F <sub>TCK</sub>	TCK frequency	SLR-based	20	20	20	MHz, Max
		All other devices	66	66	66	MHz, Max
<b>BPI Master Flash Mode Programming Switching</b>						
T <sub>BPICCO<sup>(2)</sup></sub>	A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out		8.5	8.5	8.5	ns, Max
T <sub>BPIDCC/T<sub>BPICCD</sub></sub>	D[15:00] setup/hold		4.0/0.0	4.0/0.0	4.0/0.0	ns, Min
<b>SPI Master Flash Mode Programming Switching</b>						
T <sub>SPIDCC/T<sub>SPICCD</sub></sub>	D[03:00] setup/hold		3.0/0.0	3.0/0.0	3.0/0.0	ns, Min
T <sub>SPICCM</sub>	MOSI clock to out		8.0	8.0	8.0	ns, Max
T <sub>SPICCF</sub>	FCS_B clock to out		8.0	8.0	8.0	ns, Max

**Notes:**

1. To support longer delays in configuration, use the design solutions described in the 7 Series FPGA Configuration User Guide ([UG470](#)).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

## eFUSE Programming Conditions

Table 84 lists the programming conditions specifically for eFUSE. For more information, see the 7 Series FPGA Configuration User Guide ([UG470](#)).

Table 84: eFUSE Programming Conditions<sup>(1)</sup>

Symbol	Description	Min	Typ	Max	Units
I <sub>FS</sub>	V <sub>CCAUX</sub> supply current	–	–	115	mA
t <sub>j</sub>	Temperature range	15	–	125	°C

**Notes:**

1. The FPGA must not be configured during eFUSE programming.