




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                               |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                        |
| Number of LABs/CLBs            | 37950                                                                                                                                         |
| Number of Logic Elements/Cells | 485760                                                                                                                                        |
| Total RAM Bits                 | 37969920                                                                                                                                      |
| Number of I/O                  | 700                                                                                                                                           |
| Number of Gates                | -                                                                                                                                             |
| Voltage - Supply               | 0.97V ~ 1.03V                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                 |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                            |
| Package / Case                 | 1924-BBGA, FCBGA                                                                                                                              |
| Supplier Device Package        | 1930-FCBGA (45x45)                                                                                                                            |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc7vx485t-2ffg1930i">https://www.e-xfl.com/product-detail/xilinx/xc7vx485t-2ffg1930i</a> |

Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)

| Symbol             | Description                                                                                  | Min  | Max  | Units |
|--------------------|----------------------------------------------------------------------------------------------|------|------|-------|
| $V_{MGTAVTTRCAL}$  | Analog supply voltage for the resistor calibration circuit of the GTX/GTH transceiver column | -0.5 | 1.32 | V     |
| $V_{IN}$           | Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage                          | -0.5 | 1.26 | V     |
| $I_{DCIN}$         | DC input current for receiver input pins DC coupled $V_{MGTAVTT} = 1.2V$                     | –    | 14   | mA    |
| $I_{DCOUT}$        | DC output current for transmitter pins DC coupled $V_{MGTAVTT} = 1.2V$                       | –    | 14   | mA    |
| <b>XADC</b>        |                                                                                              |      |      |       |
| $V_{CCADC}$        | XADC supply relative to GNDADC                                                               | -0.5 | 2.0  | V     |
| $V_{REFP}$         | XADC reference input relative to GNDADC                                                      | -0.5 | 2.0  | V     |
| <b>Temperature</b> |                                                                                              |      |      |       |
| $T_{STG}$          | Storage temperature (ambient)                                                                | -65  | 150  | °C    |
| $T_{SOL}$          | Maximum soldering temperature for Pb/Sn component bodies <sup>(6)</sup>                      | –    | +220 | °C    |
|                    | Maximum soldering temperature for Pb-free component bodies <sup>(6)</sup>                    | –    | +260 | °C    |
| $T_j$              | Maximum junction temperature <sup>(6)</sup>                                                  | –    | +125 | °C    |

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)).
- The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see [Table 4](#) and [Table 5](#).
- See [Table 10](#) for TMD5\_33 specifications.
- For soldering guidelines and thermal considerations, see the *7 Series FPGA Packaging and Pinout Specification* ([UG475](#)).

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup>

| Symbol              | Description                                                                                                                       | Min   | Typ  | Max             | Units |
|---------------------|-----------------------------------------------------------------------------------------------------------------------------------|-------|------|-----------------|-------|
| <b>FPGA Logic</b>   |                                                                                                                                   |       |      |                 |       |
| $V_{CCINT}^{(3)}$   | Internal supply voltage                                                                                                           | 0.97  | 1.00 | 1.03            | V     |
|                     | Internal supply voltage for -1C devices with voltage identification (VID) bit programmed to run at 0.9V typical <sup>(4)</sup> .  | 0.87  | 0.90 | 0.93            | V     |
| $V_{CCBRAM}^{(3)}$  | Block RAM supply voltage                                                                                                          | 0.97  | 1.00 | 1.03            | V     |
|                     | Block RAM supply voltage for -1C devices with voltage identification (VID) bit programmed to run at 0.9V typical <sup>(4)</sup> . | 0.87  | 0.90 | 1.03            | V     |
| $V_{CCAUX}$         | Auxiliary supply voltage                                                                                                          | 1.71  | 1.80 | 1.89            | V     |
| $V_{CCO}^{(5)(6)}$  | Supply voltage for 3.3V HR I/O banks                                                                                              | 1.14  | –    | 3.465           | V     |
|                     | Supply voltage for 1.8V HP I/O banks                                                                                              | 1.14  | –    | 1.89            | V     |
| $V_{CCAUX\_IO}$     | Auxiliary supply voltage when set to 1.8V                                                                                         | 1.71  | 1.80 | 1.89            | V     |
|                     | Auxiliary supply voltage when set to 2.0V                                                                                         | 1.94  | 2.00 | 2.06            | V     |
| $V_{IN}^{(7)}$      | I/O input voltage                                                                                                                 | -0.20 | –    | $V_{CCO} + 0.2$ | V     |
|                     | I/O input voltage (when $V_{CCO} = 3.3V$ ) for $V_{REF}$ and differential I/O standards except TMD5_33 <sup>(8)</sup>             | -0.20 | –    | 2.625           | V     |
| $I_{IN}^{(9)}$      | Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.                              | –     | –    | 10              | mA    |
| $V_{CCBATT}^{(10)}$ | Battery voltage                                                                                                                   | 1.0   | –    | 1.89            | V     |

## LVDS DC Specifications (LVDS\_25)

The LVDS standard is available in the HR I/O banks.

Table 12: LVDS\_25 DC Specifications<sup>(1)</sup>

| Symbol      | DC Parameter                                                                                                | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|-------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply voltage                                                                                              |                                                         | 2.375 | 2.500 | 2.625 | V     |
| $V_{OH}$    | Output High voltage for Q and $\overline{Q}$                                                                | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | –     | –     | 1.675 | V     |
| $V_{OL}$    | Output Low voltage for Q and $\overline{Q}$                                                                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.700 | –     | –     | V     |
| $V_{ODIFF}$ | Differential output voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output common-mode voltage                                                                                  | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential input voltage (Q – $\overline{Q}$ ), Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High     |                                                         | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input common-mode voltage                                                                                   |                                                         | 0.300 | 1.200 | 1.425 | V     |

### Notes:

1. Differential inputs for LVDS\_25 can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)) for more information.

## LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks.

Table 13: LVDS DC Specifications

| Symbol      | DC Parameter                                                                                                | Conditions                                              | Min   | Typ   | Max   | Units |
|-------------|-------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|-------|-------|-------|-------|
| $V_{CCO}$   | Supply voltage                                                                                              |                                                         | 1.710 | 1.800 | 1.890 | V     |
| $V_{OH}$    | Output High voltage for Q and $\overline{Q}$                                                                | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | –     | –     | 1.675 | V     |
| $V_{OL}$    | Output Low voltage for Q and $\overline{Q}$                                                                 | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 0.825 | –     | –     | V     |
| $V_{ODIFF}$ | Differential output voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 247   | 350   | 600   | mV    |
| $V_{OCM}$   | Output common-mode voltage                                                                                  | $R_T = 100\ \Omega$ across Q and $\overline{Q}$ signals | 1.000 | 1.250 | 1.425 | V     |
| $V_{IDIFF}$ | Differential input voltage (Q – $\overline{Q}$ ),<br>Q = High ( $\overline{Q}$ – Q), $\overline{Q}$ = High  | Common-mode input voltage = 1.25V                       | 100   | 350   | 600   | mV    |
| $V_{ICM}$   | Input common-mode voltage                                                                                   | Differential input voltage = $\pm 350$ mV               | 0.300 | 1.200 | 1.425 | V     |

### Notes:

1. Differential inputs for LVDS can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the *7 Series FPGAs SelectIO Resources User Guide* ([UG471](#)) for more information.

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 15](#) correlates the current status of each Virtex-7 T and XT device on a per speed grade basis.

**Table 15: Virtex-7 T and XT Device Speed Grade Designations**

| Device     | Speed Grade Designations |             |                 |
|------------|--------------------------|-------------|-----------------|
|            | Advance                  | Preliminary | Production      |
| XC7V585T   |                          |             | -3, -2, -2L, -1 |
| XC7V2000T  | -2L, -2G                 |             | -2, -1          |
| XC7VX330T  |                          |             | -3, -2, -2L, -1 |
| XC7VX415T  |                          |             | -3, -2, -2L, -1 |
| XC7VX485T  |                          |             | -3, -2, -2L, -1 |
| XC7VX550T  |                          |             | -3, -2, -2L, -1 |
| XC7VX690T  |                          |             | -3, -2, -2L, -1 |
| XC7VX980T  | -2, -2L, -1              |             |                 |
| XC7VX1140T | -2, -2L, -2G, -1         |             |                 |

## Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 16](#) lists the production released Virtex-7 T and XT device, speed grade, and the minimum corresponding supported speed specification version and software revisions. The software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 16: Virtex-7 T and XT Device Production Software and Speed Specification Release**

| Device     | Speed Grade Designations              |     |                                       |     |                     |
|------------|---------------------------------------|-----|---------------------------------------|-----|---------------------|
|            | -3                                    | -2G | -2                                    | -2L | -1                  |
| XC7V585T   | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 | N/A | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 |     |                     |
| XC7V2000T  | N/A                                   |     | Vivado 2012.4 v1.07                   |     | Vivado 2012.4 v1.07 |
| XC7VX330T  | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | N/A | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 |     |                     |
| XC7VX415T  |                                       | N/A |                                       |     |                     |
| XC7VX485T  | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 | N/A | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 |     |                     |
| XC7VX550T  | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | N/A | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 |     |                     |
| XC7VX690T  | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | N/A | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 |     |                     |
| XC7VX980T  | N/A                                   | N/A |                                       |     |                     |
| XC7VX1140T | N/A                                   |     |                                       |     |                     |

### Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.

## Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Virtex-7 T and XT devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [AC Switching Characteristics, page 12](#). In each table, the I/O bank type is either High Performance (HP) or High Range (HR).

Table 17: Networking Applications Interface Performances

| Description                                                | I/O Bank Type | Speed Grade |            |      | Units |
|------------------------------------------------------------|---------------|-------------|------------|------|-------|
|                                                            |               | -3          | -2/-2L/-2G | -1   |       |
| SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)  | HR            | 710         | 710        | 625  | Mb/s  |
|                                                            | HP            | 710         | 710        | 625  | Mb/s  |
| DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14) | HR            | 1250        | 1250       | 950  | Mb/s  |
|                                                            | HP            | 1600        | 1400       | 1250 | Mb/s  |
| SDR LVDS receiver (SFI-4.1) <sup>(1)</sup>                 | HR            | 710         | 710        | 625  | Mb/s  |
|                                                            | HP            | 710         | 710        | 625  | Mb/s  |
| DDR LVDS receiver (SPI-4.2) <sup>(1)</sup>                 | HR            | 1250        | 1250       | 950  | Mb/s  |
|                                                            | HP            | 1600        | 1400       | 1250 | Mb/s  |

### Notes:

1. LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

## IOB Pad Input/Output/3-State

**Table 19** (3.3V high-range IOB (HR)) and **Table 20** (1.8V high-performance IOB (HP)) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- $T_{IOPI}$  is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- $T_{IOOP}$  is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- $T_{IOTP}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HP I/O banks, the internal DCI termination turn-on time is always faster than  $T_{IOTP}$  when the DCITERMDISABLE pin is used. In HR I/O banks, the IN\_TERM termination turn-on time is always faster than  $T_{IOTP}$  when the INTERMDISABLE pin is used.

**Table 19: 3.3V IOB High Range (HR) Switching Characteristics**

| I/O Standard                            | T <sub>IOPI</sub> |            |      | T <sub>IOOP</sub> |            |      | T <sub>IOTP</sub> |            |      | Units |
|-----------------------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|
|                                         | Speed Grade       |            |      | Speed Grade       |            |      | Speed Grade       |            |      |       |
|                                         | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   |       |
| LVTTTL_S4                               | 1.31              | 1.42       | 1.64 | 3.77              | 3.90       | 4.00 | 4.53              | 4.76       | 4.99 | ns    |
| LVTTTL_S8                               | 1.31              | 1.42       | 1.64 | 3.50              | 3.64       | 3.73 | 4.26              | 4.50       | 4.72 | ns    |
| LVTTTL_S12                              | 1.31              | 1.42       | 1.64 | 3.49              | 3.62       | 3.72 | 4.25              | 4.48       | 4.71 | ns    |
| LVTTTL_S16                              | 1.31              | 1.42       | 1.64 | 3.03              | 3.17       | 3.26 | 3.79              | 4.03       | 4.25 | ns    |
| LVTTTL_S24                              | 1.31              | 1.42       | 1.64 | 3.25              | 3.39       | 3.48 | 4.01              | 4.25       | 4.47 | ns    |
| LVTTTL_F4                               | 1.31              | 1.42       | 1.64 | 3.22              | 3.36       | 3.45 | 3.98              | 4.22       | 4.44 | ns    |
| LVTTTL_F8                               | 1.31              | 1.42       | 1.64 | 2.71              | 2.84       | 2.93 | 3.47              | 3.70       | 3.92 | ns    |
| LVTTTL_F12                              | 1.31              | 1.42       | 1.64 | 2.69              | 2.82       | 2.92 | 3.45              | 3.68       | 3.91 | ns    |
| LVTTTL_F16                              | 1.31              | 1.42       | 1.64 | 2.57              | 2.85       | 3.15 | 3.33              | 3.71       | 4.14 | ns    |
| LVTTTL_F24                              | 1.31              | 1.42       | 1.64 | 2.41              | 2.64       | 2.89 | 3.17              | 3.50       | 3.88 | ns    |
| LVDS_25 <sup>(1)</sup>                  | 0.64              | 0.68       | 0.80 | 1.36              | 1.47       | 1.55 | 2.12              | 2.33       | 2.54 | ns    |
| MINI_LVDS_25                            | 0.68              | 0.70       | 0.79 | 1.36              | 1.47       | 1.55 | 2.12              | 2.33       | 2.54 | ns    |
| BLVDS_25 <sup>(1)</sup>                 | 0.65              | 0.69       | 0.80 | 1.83              | 2.02       | 2.20 | 2.59              | 2.88       | 3.19 | ns    |
| RSDS_25 (point to point) <sup>(1)</sup> | 0.63              | 0.68       | 0.79 | 1.36              | 1.48       | 1.55 | 2.12              | 2.34       | 2.54 | ns    |
| PPDS_25 <sup>(1)</sup>                  | 0.65              | 0.69       | 0.80 | 1.36              | 1.49       | 1.58 | 2.12              | 2.35       | 2.57 | ns    |
| TMDS_33 <sup>(1)</sup>                  | 0.72              | 0.76       | 0.86 | 1.43              | 1.54       | 1.60 | 2.19              | 2.40       | 2.59 | ns    |
| PCI33_3 <sup>(1)</sup>                  | 1.28              | 1.41       | 1.65 | 2.71              | 3.08       | 3.52 | 3.47              | 3.94       | 4.51 | ns    |
| HSUL_12                                 | 0.63              | 0.64       | 0.71 | 1.77              | 1.90       | 2.00 | 2.53              | 2.76       | 2.99 | ns    |
| DIFF_HSUL_12                            | 0.58              | 0.61       | 0.70 | 1.55              | 1.68       | 1.78 | 2.31              | 2.54       | 2.77 | ns    |
| HSTL_I_S                                | 0.61              | 0.64       | 0.73 | 1.55              | 1.69       | 1.80 | 2.31              | 2.55       | 2.79 | ns    |
| HSTL_II_S                               | 0.61              | 0.64       | 0.73 | 1.21              | 1.34       | 1.43 | 1.97              | 2.20       | 2.42 | ns    |
| HSTL_I_18_S                             | 0.64              | 0.67       | 0.76 | 1.28              | 1.39       | 1.45 | 2.04              | 2.25       | 2.44 | ns    |
| HSTL_II_18_S                            | 0.64              | 0.67       | 0.76 | 1.18              | 1.31       | 1.40 | 1.94              | 2.17       | 2.39 | ns    |
| DIFF_HSTL_I_S                           | 0.63              | 0.67       | 0.77 | 1.42              | 1.54       | 1.61 | 2.18              | 2.40       | 2.60 | ns    |
| DIFF_HSTL_II_S                          | 0.63              | 0.67       | 0.77 | 1.15              | 1.24       | 1.27 | 1.91              | 2.10       | 2.26 | ns    |
| DIFF_HSTL_I_18_S                        | 0.65              | 0.69       | 0.78 | 1.27              | 1.38       | 1.43 | 2.03              | 2.24       | 2.42 | ns    |
| DIFF_HSTL_II_18_S                       | 0.65              | 0.69       | 0.78 | 1.14              | 1.23       | 1.26 | 1.90              | 2.09       | 2.25 | ns    |
| HSTL_I_F                                | 0.61              | 0.64       | 0.73 | 1.10              | 1.19       | 1.23 | 1.86              | 2.05       | 2.22 | ns    |

Table 19: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

| I/O Standard                 | T <sub>IOPI</sub> |            |      | T <sub>IOOP</sub> |            |      | T <sub>IOTP</sub> |            |      | Units |
|------------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|
|                              | Speed Grade       |            |      | Speed Grade       |            |      | Speed Grade       |            |      |       |
|                              | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   |       |
| HSTL_II_F                    | 0.61              | 0.64       | 0.73 | 1.05              | 1.18       | 1.28 | 1.81              | 2.04       | 2.27 | ns    |
| HSTL_I_18_F                  | 0.64              | 0.67       | 0.76 | 1.05              | 1.18       | 1.28 | 1.81              | 2.04       | 2.27 | ns    |
| HSTL_II_18_F                 | 0.64              | 0.67       | 0.76 | 1.03              | 1.14       | 1.23 | 1.79              | 2.00       | 2.22 | ns    |
| DIFF_HSTL_I_F                | 0.63              | 0.67       | 0.77 | 1.09              | 1.18       | 1.22 | 1.85              | 2.04       | 2.21 | ns    |
| DIFF_HSTL_II_F               | 0.63              | 0.67       | 0.77 | 1.02              | 1.11       | 1.14 | 1.78              | 1.97       | 2.13 | ns    |
| DIFF_HSTL_I_18_F             | 0.65              | 0.69       | 0.78 | 1.08              | 1.17       | 1.21 | 1.84              | 2.03       | 2.20 | ns    |
| DIFF_HSTL_II_18_F            | 0.65              | 0.69       | 0.78 | 1.01              | 1.10       | 1.13 | 1.77              | 1.96       | 2.12 | ns    |
| LVC MOS33_S4                 | 1.31              | 1.40       | 1.60 | 3.77              | 3.90       | 4.00 | 4.53              | 4.76       | 4.99 | ns    |
| LVC MOS33_S8                 | 1.31              | 1.40       | 1.60 | 3.49              | 3.62       | 3.72 | 4.25              | 4.48       | 4.71 | ns    |
| LVC MOS33_S12                | 1.31              | 1.40       | 1.60 | 3.05              | 3.18       | 3.28 | 3.81              | 4.04       | 4.27 | ns    |
| LVC MOS33_S16                | 1.31              | 1.40       | 1.60 | 3.06              | 3.43       | 3.88 | 3.82              | 4.29       | 4.87 | ns    |
| LVC MOS33_F4                 | 1.31              | 1.40       | 1.60 | 3.22              | 3.36       | 3.45 | 3.98              | 4.22       | 4.44 | ns    |
| LVC MOS33_F8                 | 1.31              | 1.40       | 1.60 | 2.71              | 2.84       | 2.93 | 3.47              | 3.70       | 3.92 | ns    |
| LVC MOS33_F12                | 1.31              | 1.40       | 1.60 | 2.57              | 2.85       | 3.15 | 3.33              | 3.71       | 4.14 | ns    |
| LVC MOS33_F16                | 1.31              | 1.40       | 1.60 | 2.44              | 2.69       | 2.96 | 3.20              | 3.55       | 3.95 | ns    |
| LVC MOS25_S4                 | 1.08              | 1.16       | 1.32 | 3.08              | 3.22       | 3.31 | 3.84              | 4.08       | 4.30 | ns    |
| LVC MOS25_S8                 | 1.08              | 1.16       | 1.32 | 2.85              | 2.98       | 3.07 | 3.61              | 3.84       | 4.06 | ns    |
| LVC MOS25_S12                | 1.08              | 1.16       | 1.32 | 2.44              | 2.57       | 2.67 | 3.20              | 3.43       | 3.66 | ns    |
| LVC MOS25_S16                | 1.08              | 1.16       | 1.32 | 2.79              | 2.92       | 3.01 | 3.55              | 3.78       | 4.00 | ns    |
| LVC MOS25_F4                 | 1.08              | 1.16       | 1.32 | 2.71              | 2.84       | 2.93 | 3.47              | 3.70       | 3.92 | ns    |
| LVC MOS25_F8                 | 1.08              | 1.16       | 1.32 | 2.14              | 2.28       | 2.37 | 2.90              | 3.14       | 3.36 | ns    |
| LVC MOS25_F12                | 1.08              | 1.16       | 1.32 | 2.15              | 2.29       | 2.52 | 2.91              | 3.15       | 3.51 | ns    |
| LVC MOS25_F16                | 1.08              | 1.16       | 1.32 | 1.92              | 2.17       | 2.45 | 2.68              | 3.03       | 3.44 | ns    |
| LVC MOS18_S4                 | 0.64              | 0.66       | 0.74 | 1.55              | 1.68       | 1.78 | 2.31              | 2.54       | 2.77 | ns    |
| LVC MOS18_S8                 | 0.64              | 0.66       | 0.74 | 2.14              | 2.28       | 2.37 | 2.90              | 3.14       | 3.36 | ns    |
| LVC MOS18_S12                | 0.64              | 0.66       | 0.74 | 2.14              | 2.28       | 2.37 | 2.90              | 3.14       | 3.36 | ns    |
| LVC MOS18_S16                | 0.64              | 0.66       | 0.74 | 1.49              | 1.62       | 1.72 | 2.25              | 2.48       | 2.71 | ns    |
| LVC MOS18_S24 <sup>(1)</sup> | 0.64              | 0.66       | 0.74 | 1.74              | 1.92       | 2.08 | 2.50              | 2.78       | 3.07 | ns    |
| LVC MOS18_F4                 | 0.64              | 0.66       | 0.74 | 1.38              | 1.51       | 1.61 | 2.14              | 2.37       | 2.60 | ns    |
| LVC MOS18_F8                 | 0.64              | 0.66       | 0.74 | 1.64              | 1.78       | 1.87 | 2.40              | 2.64       | 2.86 | ns    |
| LVC MOS18_F12                | 0.64              | 0.66       | 0.74 | 1.64              | 1.78       | 1.87 | 2.40              | 2.64       | 2.86 | ns    |
| LVC MOS18_F16                | 0.64              | 0.66       | 0.74 | 1.52              | 1.68       | 1.81 | 2.28              | 2.54       | 2.80 | ns    |
| LVC MOS18_F24 <sup>(1)</sup> | 0.64              | 0.66       | 0.74 | 1.34              | 1.46       | 1.55 | 2.10              | 2.32       | 2.54 | ns    |
| LVC MOS15_S4                 | 0.66              | 0.69       | 0.81 | 1.86              | 2.00       | 2.09 | 2.62              | 2.86       | 3.08 | ns    |
| LVC MOS15_S8                 | 0.66              | 0.69       | 0.81 | 2.05              | 2.18       | 2.28 | 2.81              | 3.04       | 3.27 | ns    |
| LVC MOS15_S12                | 0.66              | 0.69       | 0.81 | 1.83              | 2.03       | 2.23 | 2.59              | 2.89       | 3.22 | ns    |
| LVC MOS15_S16                | 0.66              | 0.69       | 0.81 | 1.76              | 1.95       | 2.13 | 2.52              | 2.81       | 3.12 | ns    |

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standard           | T <sub>IOPI</sub> |            |      | T <sub>IOOP</sub> |            |      | T <sub>IOTP</sub> |            |      | Units |
|------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|
|                        | Speed Grade       |            |      | Speed Grade       |            |      | Speed Grade       |            |      |       |
|                        | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   |       |
| LVDCI_15               | 0.59              | 0.62       | 0.73 | 1.98              | 2.23       | 2.58 | 2.62              | 2.99       | 3.40 | ns    |
| LVDCI_DV2_18           | 0.47              | 0.50       | 0.60 | 1.99              | 2.15       | 2.34 | 2.62              | 2.90       | 3.17 | ns    |
| LVDCI_DV2_15           | 0.59              | 0.62       | 0.73 | 1.98              | 2.23       | 2.58 | 2.62              | 2.99       | 3.40 | ns    |
| HSLVDCI_18             | 0.68              | 0.72       | 0.82 | 1.99              | 2.15       | 2.35 | 2.62              | 2.91       | 3.17 | ns    |
| HSLVDCI_15             | 0.68              | 0.72       | 0.82 | 1.98              | 2.23       | 2.58 | 2.62              | 2.99       | 3.40 | ns    |
| SSTL18_I_S             | 0.68              | 0.72       | 0.82 | 1.02              | 1.15       | 1.24 | 1.66              | 1.90       | 2.07 | ns    |
| SSTL18_II_S            | 0.68              | 0.72       | 0.82 | 1.17              | 1.29       | 1.37 | 1.81              | 2.05       | 2.19 | ns    |
| SSTL18_I_DCI_S         | 0.68              | 0.72       | 0.82 | 0.92              | 1.06       | 1.17 | 1.56              | 1.82       | 1.99 | ns    |
| SSTL18_II_DCI_S        | 0.68              | 0.72       | 0.82 | 0.88              | 0.98       | 1.08 | 1.51              | 1.74       | 1.90 | ns    |
| SSTL18_II_T_DCI_S      | 0.68              | 0.72       | 0.82 | 0.92              | 1.06       | 1.17 | 1.56              | 1.82       | 1.99 | ns    |
| SSTL15_S               | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.58              | 1.82       | 1.97 | ns    |
| SSTL15_DCI_S           | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.57              | 1.82       | 1.97 | ns    |
| SSTL15_T_DCI_S         | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.57              | 1.82       | 1.97 | ns    |
| SSTL135_S              | 0.69              | 0.72       | 0.82 | 0.97              | 1.10       | 1.19 | 1.60              | 1.85       | 2.01 | ns    |
| SSTL135_DCI_S          | 0.69              | 0.72       | 0.82 | 0.97              | 1.09       | 1.19 | 1.60              | 1.85       | 2.01 | ns    |
| SSTL135_T_DCI_S        | 0.69              | 0.72       | 0.82 | 0.97              | 1.09       | 1.19 | 1.60              | 1.85       | 2.01 | ns    |
| SSTL12_S               | 0.69              | 0.72       | 0.82 | 0.96              | 1.09       | 1.18 | 1.60              | 1.84       | 2.00 | ns    |
| SSTL12_DCI_S           | 0.69              | 0.72       | 0.82 | 1.03              | 1.17       | 1.27 | 1.66              | 1.92       | 2.09 | ns    |
| SSTL12_T_DCI_S         | 0.69              | 0.72       | 0.82 | 1.03              | 1.17       | 1.27 | 1.66              | 1.92       | 2.09 | ns    |
| DIFF_SSTL18_I_S        | 0.75              | 0.79       | 0.92 | 1.02              | 1.15       | 1.24 | 1.66              | 1.90       | 2.07 | ns    |
| DIFF_SSTL18_II_S       | 0.75              | 0.79       | 0.92 | 1.17              | 1.29       | 1.37 | 1.81              | 2.05       | 2.19 | ns    |
| DIFF_SSTL18_I_DCI_S    | 0.75              | 0.79       | 0.92 | 0.92              | 1.06       | 1.17 | 1.56              | 1.82       | 1.99 | ns    |
| DIFF_SSTL18_II_DCI_S   | 0.75              | 0.79       | 0.92 | 0.88              | 0.98       | 1.08 | 1.51              | 1.74       | 1.90 | ns    |
| DIFF_SSTL18_II_T_DCI_S | 0.75              | 0.79       | 0.92 | 0.92              | 1.06       | 1.17 | 1.56              | 1.82       | 1.99 | ns    |
| DIFF_SSTL15_S          | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.58              | 1.82       | 1.97 | ns    |
| DIFF_SSTL15_DCI_S      | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.57              | 1.82       | 1.97 | ns    |
| DIFF_SSTL15_T_DCI_S    | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.57              | 1.82       | 1.97 | ns    |
| DIFF_SSTL135_S         | 0.69              | 0.72       | 0.82 | 0.97              | 1.10       | 1.19 | 1.60              | 1.85       | 2.01 | ns    |
| DIFF_SSTL135_DCI_S     | 0.69              | 0.72       | 0.82 | 0.97              | 1.09       | 1.19 | 1.60              | 1.85       | 2.01 | ns    |
| DIFF_SSTL135_T_DCI_S   | 0.69              | 0.72       | 0.82 | 0.97              | 1.09       | 1.19 | 1.60              | 1.85       | 2.01 | ns    |
| DIFF_SSTL12_S          | 0.69              | 0.72       | 0.82 | 0.96              | 1.09       | 1.18 | 1.60              | 1.84       | 2.00 | ns    |
| DIFF_SSTL12_DCI_S      | 0.69              | 0.72       | 0.82 | 1.03              | 1.17       | 1.27 | 1.66              | 1.92       | 2.09 | ns    |
| DIFF_SSTL12_T_DCI_S    | 0.69              | 0.72       | 0.82 | 1.03              | 1.17       | 1.27 | 1.66              | 1.92       | 2.09 | ns    |
| SSTL18_I_F             | 0.68              | 0.72       | 0.82 | 0.94              | 1.06       | 1.15 | 1.58              | 1.82       | 1.97 | ns    |
| SSTL18_II_F            | 0.68              | 0.72       | 0.82 | 0.97              | 1.09       | 1.16 | 1.61              | 1.84       | 1.99 | ns    |
| SSTL18_I_DCI_F         | 0.68              | 0.72       | 0.82 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |
| SSTL18_II_DCI_F        | 0.68              | 0.72       | 0.82 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |
| SSTL18_II_T_DCI_F      | 0.68              | 0.72       | 0.82 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standard           | T <sub>IOPI</sub> |            |      | T <sub>IOOP</sub> |            |      | T <sub>IOTP</sub> |            |      | Units |
|------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|
|                        | Speed Grade       |            |      | Speed Grade       |            |      | Speed Grade       |            |      |       |
|                        | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   | -3                | -2/-2L/-2G | -1   |       |
| SSTL15_F               | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| SSTL15_DCI_F           | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| SSTL15_T_DCI_F         | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| SSTL135_F              | 0.69              | 0.72       | 0.82 | 0.88              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| SSTL135_DCI_F          | 0.69              | 0.72       | 0.82 | 0.89              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| SSTL135_T_DCI_F        | 0.69              | 0.72       | 0.82 | 0.89              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| SSTL12_F               | 0.69              | 0.72       | 0.82 | 0.88              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| SSTL12_DCI_F           | 0.69              | 0.72       | 0.82 | 0.91              | 1.03       | 1.11 | 1.54              | 1.79       | 1.93 | ns    |
| SSTL12_T_DCI_F         | 0.69              | 0.72       | 0.82 | 0.91              | 1.03       | 1.11 | 1.54              | 1.79       | 1.93 | ns    |
| DIFF_SSTL18_I_F        | 0.75              | 0.79       | 0.92 | 0.94              | 1.06       | 1.15 | 1.58              | 1.82       | 1.97 | ns    |
| DIFF_SSTL18_II_F       | 0.75              | 0.79       | 0.92 | 0.97              | 1.09       | 1.16 | 1.61              | 1.84       | 1.99 | ns    |
| DIFF_SSTL18_I_DCI_F    | 0.75              | 0.79       | 0.92 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |
| DIFF_SSTL18_II_DCI_F   | 0.75              | 0.79       | 0.92 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |
| DIFF_SSTL18_II_T_DCI_F | 0.75              | 0.79       | 0.92 | 0.89              | 1.02       | 1.10 | 1.53              | 1.77       | 1.92 | ns    |
| DIFF_SSTL15_F          | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| DIFF_SSTL15_DCI_F      | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| DIFF_SSTL15_T_DCI_F    | 0.68              | 0.72       | 0.82 | 0.89              | 1.01       | 1.09 | 1.53              | 1.77       | 1.91 | ns    |
| DIFF_SSTL135_F         | 0.69              | 0.72       | 0.82 | 0.88              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| DIFF_SSTL135_DCI_F     | 0.69              | 0.72       | 0.82 | 0.89              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| DIFF_SSTL135_T_DCI_F   | 0.69              | 0.72       | 0.82 | 0.89              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| DIFF_SSTL12_F          | 0.69              | 0.72       | 0.82 | 0.88              | 1.00       | 1.08 | 1.52              | 1.76       | 1.90 | ns    |
| DIFF_SSTL12_DCI_F      | 0.69              | 0.72       | 0.82 | 0.91              | 1.03       | 1.11 | 1.54              | 1.79       | 1.93 | ns    |
| DIFF_SSTL12_T_DCI_F    | 0.69              | 0.72       | 0.82 | 0.91              | 1.03       | 1.11 | 1.54              | 1.79       | 1.93 | ns    |

**Notes:**

1. This I/O standard is only available in the 1.8V high-performance (HP) banks.

Table 21 specifies the values of T<sub>IOTPHZ</sub> and T<sub>IOIBUFDISABLE</sub>. T<sub>IOTPHZ</sub> is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T<sub>IOIBUFDISABLE</sub> is described as the IOB delay from IBUFDISABLE to O output. In HP I/O banks, the internal DCI termination turn-off time is always faster than T<sub>IOTPHZ</sub> when the DCITERMDISABLE pin is used. In HR I/O banks, the internal IN\_TERM termination turn-off time is always faster than T<sub>IOTPHZ</sub> when the INTERMDISABLE pin is used.

Table 21: IOB 3-state Output Switching Characteristics

| Symbol                        | Description                                                     | Speed Grade |            |      | Units |
|-------------------------------|-----------------------------------------------------------------|-------------|------------|------|-------|
|                               |                                                                 | -3          | -2/-2L/-2G | -1   |       |
| T <sub>IOTPHZ</sub>           | T input to pad high-impedance                                   | 0.76        | 0.86       | 0.99 | ns    |
| T <sub>IOIBUFDISABLE_HR</sub> | IBUF turn-on time from IBUFDISABLE to O output for HR I/O banks | 1.72        | 1.89       | 2.14 | ns    |
| T <sub>IOIBUFDISABLE_HP</sub> | IBUF turn-on time from IBUFDISABLE to O output for HP I/O banks | 1.31        | 1.46       | 1.76 | ns    |

# Input/Output Logic Switching Characteristics

Table 22: ILOGIC Switching Characteristics

| Symbol                                       | Description                                                                                  | Speed Grade |            |           | Units   |
|----------------------------------------------|----------------------------------------------------------------------------------------------|-------------|------------|-----------|---------|
|                                              |                                                                                              | -3          | -2/-2L/-2G | -1        |         |
| Setup/Hold                                   |                                                                                              |             |            |           |         |
| T <sub>ICE1CK</sub> /T <sub>ICKCE1</sub>     | CE1 pin setup/hold with respect to CLK                                                       | 0.42/0.00   | 0.48/0.00  | 0.67/0.00 | ns      |
| T <sub>ISRCK</sub> /T <sub>ICKSR</sub>       | SR pin setup/hold with respect to CLK                                                        | 0.53/0.01   | 0.61/0.01  | 0.99/0.01 | ns      |
| T <sub>IDOCKE2</sub> /T <sub>IOCKDE2</sub>   | D pin setup/hold with respect to CLK without delay (HP I/O banks only)                       | 0.01/0.27   | 0.01/0.29  | 0.01/0.34 | ns      |
| T <sub>IDOCKDE2</sub> /T <sub>IOCKDDE2</sub> | DDL <sub>Y</sub> pin setup/hold with respect to CLK (using IDELAY) (HP I/O banks only)       | 0.01/0.27   | 0.02/0.29  | 0.02/0.34 | ns      |
| T <sub>IDOCKE3</sub> /T <sub>IOCKDE3</sub>   | D pin setup/hold with respect to CLK without delay (HR I/O banks only)                       | 0.01/0.27   | 0.01/0.29  | 0.01/0.34 | ns      |
| T <sub>IDOCKDE3</sub> /T <sub>IOCKDDE3</sub> | DDL <sub>Y</sub> pin setup/hold with respect to CLK (using IDELAY) (HR I/O banks only)       | 0.01/0.27   | 0.02/0.29  | 0.02/0.34 | ns      |
| Combinatorial                                |                                                                                              |             |            |           |         |
| T <sub>IDIE2</sub>                           | D pin to O pin propagation delay, no delay (HP I/O banks only)                               | 0.09        | 0.10       | 0.12      | ns      |
| T <sub>IDIDE2</sub>                          | DDL <sub>Y</sub> pin to O pin propagation delay (using IDELAY) (HP I/O banks only)           | 0.10        | 0.11       | 0.13      | ns      |
| T <sub>IDIE3</sub>                           | D pin to O pin propagation delay, no delay (HR I/O banks only)                               | 0.09        | 0.10       | 0.12      | ns      |
| T <sub>IDIDE3</sub>                          | DDL <sub>Y</sub> pin to O pin propagation delay (using IDELAY) (HR I/O banks only)           | 0.10        | 0.11       | 0.13      | ns      |
| Sequential Delays                            |                                                                                              |             |            |           |         |
| T <sub>IDLOE2</sub>                          | D pin to Q1 pin using flip-flop as a latch without delay (HP I/O banks only)                 | 0.36        | 0.39       | 0.45      | ns      |
| T <sub>IDLODE2</sub>                         | DDL <sub>Y</sub> pin to Q1 pin using flip-flop as a latch (using IDELAY) (HP I/O banks only) | 0.36        | 0.39       | 0.45      | ns      |
| T <sub>IDLOE3</sub>                          | D pin to Q1 pin using flip-flop as a latch without delay (HR I/O banks only)                 | 0.36        | 0.39       | 0.45      | ns      |
| T <sub>IDLODE3</sub>                         | DDL <sub>Y</sub> pin to Q1 pin using flip-flop as a latch (using IDELAY) (HR I/O banks only) | 0.36        | 0.39       | 0.45      | ns      |
| T <sub>ICKQ</sub>                            | CLK to Q outputs                                                                             | 0.47        | 0.50       | 0.58      | ns      |
| T <sub>RQ_ILOGICE2</sub>                     | SR pin to OQ/TQ out (HP I/O banks only)                                                      | 0.84        | 0.94       | 1.16      | ns      |
| T <sub>GSRQ_ILOGICE2</sub>                   | Global set/reset to Q outputs (HP I/O banks only)                                            | 7.60        | 7.60       | 10.51     | ns      |
| T <sub>RQ_ILOGICE3</sub>                     | SR pin to OQ/TQ out (HR I/O banks only)                                                      | 0.84        | 0.94       | 1.16      | ns      |
| T <sub>GSRQ_ILOGICE3</sub>                   | Global set/reset to Q outputs (HR I/O banks only)                                            | 7.60        | 7.60       | 10.51     | ns      |
| Set/Reset                                    |                                                                                              |             |            |           |         |
| T <sub>RPW_ILOGICE2</sub>                    | Minimum pulse width, SR inputs (HP I/O banks only)                                           | 0.54        | 0.63       | 0.63      | ns, Min |
| T <sub>RPW_ILOGICE3</sub>                    | Minimum pulse width, SR inputs (HR I/O banks only)                                           | 0.54        | 0.63       | 0.63      | ns, Min |

## Input/Output Delay Switching Characteristics

Table 26: Input/Output Delay Switching Characteristics

| Symbol                                                       | Description                                                                                     | Speed Grade                    |            |           | Units      |
|--------------------------------------------------------------|-------------------------------------------------------------------------------------------------|--------------------------------|------------|-----------|------------|
|                                                              |                                                                                                 | -3                             | -2/-2L/-2G | -1        |            |
| IDELAYCTRL                                                   |                                                                                                 |                                |            |           |            |
| T <sub>DLYCCO_RDY</sub>                                      | Reset to ready for IDELAYCTRL                                                                   | 3.22                           | 3.22       | 3.22      | μs         |
| F <sub>IDELAYCTRL_REF</sub>                                  | Attribute REFCLK frequency = 200.0 <sup>(1)</sup>                                               | 200                            | 200        | 200       | MHz        |
|                                                              | Attribute REFCLK frequency = 300.0 <sup>(1)</sup>                                               | 300                            | 300        | N/A       | MHz        |
| IDELAYCTRL_REF_PRECISION                                     | REFCLK precision                                                                                | ±10                            | ±10        | ±10       | MHz        |
| T <sub>IDELAYCTRL_RPW</sub>                                  | Minimum reset pulse width                                                                       | 52.00                          | 52.00      | 52.00     | ns         |
| IDELAY/ODELAY                                                |                                                                                                 |                                |            |           |            |
| T <sub>IDELAYRESOLUTION</sub>                                | IDELAY/ODELAY chain delay resolution                                                            | 1/(32 x 2 x F <sub>REF</sub> ) |            |           | ps         |
| T <sub>IDELAYPAT_JIT</sub> and T <sub>ODELAYPAT_JIT</sub>    | Pattern dependent period jitter in delay chain for clock pattern. <sup>(2)</sup>                | 0                              | 0          | 0         | ps per tap |
|                                                              | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(3)</sup> | ±5                             | ±5         | ±5        | ps per tap |
|                                                              | Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(4)</sup> | ±9                             | ±9         | ±9        | ps per tap |
| T <sub>IDELAY_CLK_MAX</sub> /<br>T <sub>ODELAY_CLK_MAX</sub> | Maximum frequency of CLK input to IDELAY/ODELAY                                                 | 800                            | 800        | 710       | MHz        |
| T <sub>IDCCK_CE</sub> / T <sub>IDCKC_CE</sub>                | CE pin setup/hold with respect to C for IDELAY                                                  | 0.11/0.10                      | 0.14/0.12  | 0.18/0.14 | ns         |
| T <sub>ODCCK_CE</sub> / T <sub>ODCKC_CE</sub>                | CE pin setup/hold with respect to C for ODELAY                                                  | 0.14/0.03                      | 0.16/0.04  | 0.19/0.05 | ns         |
| T <sub>IDCCK_INC</sub> / T <sub>IDCKC_INC</sub>              | INC pin setup/hold with respect to C for IDELAY                                                 | 0.10/0.14                      | 0.12/0.16  | 0.14/0.20 | ns         |
| T <sub>ODCCK_INC</sub> / T <sub>ODCKC_INC</sub>              | INC pin setup/hold with respect to C for ODELAY                                                 | 0.10/0.07                      | 0.12/0.08  | 0.13/0.09 | ns         |
| T <sub>IDCCK_RST</sub> / T <sub>IDCKC_RST</sub>              | RST pin setup/hold with respect to C for IDELAY                                                 | 0.13/0.08                      | 0.14/0.10  | 0.16/0.12 | ns         |
| T <sub>ODCCK_RST</sub> / T <sub>ODCKC_RST</sub>              | RST pin setup/hold with respect to C for ODELAY                                                 | 0.16/0.04                      | 0.19/0.06  | 0.24/0.08 | ns         |
| T <sub>IDDO_IDATAIN</sub>                                    | Propagation delay through IDELAY                                                                | Note 5                         | Note 5     | Note 5    | ps         |
| T <sub>ODDO_ODATAIN</sub>                                    | Propagation delay through ODELAY                                                                | Note 5                         | Note 5     | Note 5    | ps         |

### Notes:

1. Average tap delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH\_PERFORMANCE mode is set to TRUE.
4. When HIGH\_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY/ODELAY tap setting. See the timing report for actual values.

Table 27: IO\_FIFO Switching Characteristics

| Symbol                                             | Description            | Speed Grade |            |            | Units |
|----------------------------------------------------|------------------------|-------------|------------|------------|-------|
|                                                    |                        | -3          | -2/-2L/-2G | -1         |       |
| IO_FIFO Clock to Out Delays                        |                        |             |            |            |       |
| T <sub>OFFCKO_DO</sub>                             | RDCLK to Q outputs     | 0.51        | 0.56       | 0.63       | ns    |
| T <sub>CKO_FLAGS</sub>                             | Clock to IO_FIFO flags | 0.59        | 0.62       | 0.81       | ns    |
| Setup/Hold                                         |                        |             |            |            |       |
| T <sub>CCK_D</sub> /T <sub>CKC_D</sub>             | D inputs to WRCLK      | 0.43/−0.01  | 0.47/−0.01 | 0.53/−0.01 | ns    |
| T <sub>IFFCKC_WREN</sub> /T <sub>IFFCKC_WREN</sub> | WREN to WRCLK          | 0.39/−0.01  | 0.43/−0.01 | 0.50/−0.01 | ns    |
| T <sub>OFFCKC_RDEN</sub> /T <sub>OFFCKC_RDEN</sub> | RDEN to RDCLK          | 0.49/0.01   | 0.53/0.02  | 0.61/0.02  | ns    |
| Minimum Pulse Width                                |                        |             |            |            |       |
| T <sub>PWH_IO_FIFO</sub>                           | RESET, RDCLK, WRCLK    | 0.81        | 0.92       | 1.08       | ns    |
| T <sub>PWL_IO_FIFO</sub>                           | RESET, RDCLK, WRCLK    | 0.81        | 0.92       | 1.08       | ns    |
| Maximum Frequency                                  |                        |             |            |            |       |
| F <sub>MAX</sub>                                   | RDCLK and WRCLK        | 533.05      | 470.37     | 400.00     | MHz   |

Table 47: Clock-Capable Clock Input Setup and Hold With PLL

| Symbol                                                                                                        | Description                                                        | Device     | Speed Grade |            |            | Units |
|---------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------|------------|-------------|------------|------------|-------|
|                                                                                                               |                                                                    |            | -3          | -2/-2L/-2G | -1         |       |
| Input Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard. <sup>(1)(2)</sup> |                                                                    |            |             |            |            |       |
| T <sub>PSPLLCC</sub> /<br>T <sub>PHPLLCC</sub>                                                                | No delay clock-capable clock input and IFF <sup>(3)</sup> with PLL | XC7V585T   | 3.07/–0.21  | 3.40/–0.21 | 3.72/–0.21 | ns    |
|                                                                                                               |                                                                    | XC7V2000T  | N/A         | 2.99/–0.35 | 3.27/–0.35 | ns    |
|                                                                                                               |                                                                    | XC7VX330T  | 2.94/–0.26  | 3.26/–0.26 | 3.57/–0.26 | ns    |
|                                                                                                               |                                                                    | XC7VX415T  | 3.09/–0.10  | 3.42/–0.10 | 3.75/–0.10 | ns    |
|                                                                                                               |                                                                    | XC7VX485T  | 2.95/–0.26  | 3.26/–0.26 | 3.58/–0.26 | ns    |
|                                                                                                               |                                                                    | XC7VX550T  | 3.08/–0.20  | 3.40/–0.20 | 3.74/–0.20 | ns    |
|                                                                                                               |                                                                    | XC7VX690T  | 3.08/–0.10  | 3.40/–0.10 | 3.74/–0.10 | ns    |
|                                                                                                               |                                                                    | XC7VX980T  | N/A         | 3.39/–0.21 | 3.72/–0.21 | ns    |
|                                                                                                               |                                                                    | XC7VX1140T | N/A         | 3.00/–0.35 | 3.27/–0.35 | ns    |

**Notes:**

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
- IFF = Input Flip-Flop or Latch
- Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 48: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO

| Symbol                                                                                             | Description                              | Speed Grade |            |            | Units |
|----------------------------------------------------------------------------------------------------|------------------------------------------|-------------|------------|------------|-------|
|                                                                                                    |                                          | -3          | -2/-2L/-2G | -1         |       |
| Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIO for SSTL15 Standard. |                                          |             |            |            |       |
| T <sub>PSCS</sub> /T <sub>PHCS</sub>                                                               | Setup/hold of I/O clock for HR I/O banks | –0.36/1.36  | –0.36/1.50 | –0.36/1.70 | ns    |
|                                                                                                    | Setup/hold of I/O clock for HP I/O banks | –0.34/1.39  | –0.34/1.53 | –0.34/1.73 | ns    |

Table 49: Sample Window

| Symbol                  | Description                                                | Speed Grade |            |      | Units |
|-------------------------|------------------------------------------------------------|-------------|------------|------|-------|
|                         |                                                            | -3          | -2/-2L/-2G | -1   |       |
| T <sub>SAMP</sub>       | Sampling error at receiver pins <sup>(1)</sup>             | 0.51        | 0.56       | 0.61 | ns    |
| T <sub>SAMP_BUFIO</sub> | Sampling error at receiver pins using BUFIO <sup>(2)</sup> | 0.30        | 0.35       | 0.40 | ns    |

**Notes:**

- This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution
These measurements do not include package or clock tree skew.
- This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIO clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Table 63: CEI-6G and CEI-11G Protocol Characteristics (GTX Transceivers)

| Description                                      | Line Rate (Mb/s) | Interface     | Min   | Max | Units |
|--------------------------------------------------|------------------|---------------|-------|-----|-------|
| CEI-6G Transmitter Jitter Generation             |                  |               |       |     |       |
| Total transmitter jitter <sup>(1)</sup>          | 4976–6375        | CEI-6G-SR     | –     | 0.3 | UI    |
|                                                  |                  | CEI-6G-LR     | –     | 0.3 | UI    |
| CEI-6G Receiver High Frequency Jitter Tolerance  |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(1)</sup>   | 4976–6375        | CEI-6G-SR     | 0.6   | –   | UI    |
|                                                  |                  | CEI-6G-LR     | 0.95  | –   | UI    |
| CEI-11G Transmitter Jitter Generation            |                  |               |       |     |       |
| Total transmitter jitter <sup>(2)</sup>          | 9950–11100       | CEI-11G-SR    | –     | 0.3 | UI    |
|                                                  |                  | CEI-11G-LR/MR | –     | 0.3 | UI    |
| CEI-11G Receiver High Frequency Jitter Tolerance |                  |               |       |     |       |
| Total receiver jitter tolerance <sup>(2)</sup>   | 9950–11100       | CEI-11G-SR    | 0.65  | –   | UI    |
|                                                  |                  | CEI-11G-MR    | 0.65  | –   | UI    |
|                                                  |                  | CEI-11G-LR    | 0.825 | –   | UI    |

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 64: SFP+ Protocol Characteristics (GTX Transceivers)

| Description                              | Line Rate (Mb/s)       | Min | Max  | Units |
|------------------------------------------|------------------------|-----|------|-------|
| SFP+ Transmitter Jitter Generation       |                        |     |      |       |
| Total transmitter jitter                 | 9830.40 <sup>(1)</sup> | –   | 0.28 | UI    |
|                                          | 9953.00                |     |      |       |
|                                          | 10312.50               |     |      |       |
|                                          | 10518.75               |     |      |       |
|                                          | 11100.00               |     |      |       |
| SFP+ Receiver Frequency Jitter Tolerance |                        |     |      |       |
| Total receiver jitter tolerance          | 9830.40 <sup>(1)</sup> | 0.7 | –    | UI    |
|                                          | 9953.00                |     |      |       |
|                                          | 10312.50               |     |      |       |
|                                          | 10518.75               |     |      |       |
|                                          | 11100.00               |     |      |       |

**Notes:**

1. Line rated used for CPRI over SFP+ applications.

Table 72: GTH Transceiver User Clock Switching Characteristics<sup>(1)</sup>

| Symbol             | Description                    | Data Width Conditions |                    | Speed Grade             |                             |                        | Units |
|--------------------|--------------------------------|-----------------------|--------------------|-------------------------|-----------------------------|------------------------|-------|
|                    |                                | Internal Logic        | Interconnect Logic | -3E/-2GE <sup>(2)</sup> | -2(C&I)/-2LE <sup>(2)</sup> | -1(C&I) <sup>(3)</sup> |       |
| F <sub>TXOUT</sub> | TXUSERCLKOUT maximum frequency |                       |                    | 412.500                 | 412.500                     | 312.500                | MHz   |
| F <sub>RXOUT</sub> | RXUSERCLKOUT maximum frequency |                       |                    | 412.500                 | 412.500                     | 312.500                | MHz   |
| F <sub>TXIN</sub>  | TXUSERCLKIN maximum frequency  | 16-bit                | 16-bit and 32-bit  | 412.500                 | 412.500                     | 312.500                | MHz   |
|                    |                                | 32-bit                | 32-bit             | 409.375                 | 353.125                     | 265.625                | MHz   |
| F <sub>RXIN</sub>  | RXUSERCLKIN maximum frequency  | 16-bit                | 16-bit and 32-bit  | 412.500                 | 412.500                     | 312.500                | MHz   |
|                    |                                | 32-bit                | 32-bit             | 409.375                 | 353.125                     | 265.625                | MHz   |
| F <sub>TXIN2</sub> | TXUSERCLKIN2 maximum frequency | 16-bit                | 16-bit             | 412.500                 | 412.500                     | 312.500                | MHz   |
|                    |                                | 16-bit and 32-bit     | 32-bit             | 409.375                 | 353.125                     | 265.625                | MHz   |
|                    |                                | 64-bit                | 64-bit             | 204.688                 | 176.563                     | 132.813                | MHz   |
| F <sub>RXIN2</sub> | RXUSERCLKIN2 maximum frequency | 16-bit                | 16-bit             | 412.500                 | 412.500                     | 312.500                | MHz   |
|                    |                                | 16-bit and 32-bit     | 32-bit             | 409.375                 | 353.125                     | 265.625                | MHz   |
|                    |                                | 64-bit                | 64-bit             | 204.688                 | 176.563                     | 132.813                | MHz   |

**Notes:**

1. Clocking must be implemented as described in the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)).
2. For speed grades -3E, -2GE, -2C, -2I, and -2LE, a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
3. For speed grade -1 (and when V<sub>CCINT</sub> = 0.9V), a 16-bit data path can only be used for speeds less than 5.0 Gb/s.

Table 73: GTH Transceiver Transmitter Switching Characteristics

| Symbol                       | Description                            | Condition    | Min   | Typ | Max                 | Units |
|------------------------------|----------------------------------------|--------------|-------|-----|---------------------|-------|
| F <sub>GTHTX</sub>           | Serial data rate range                 |              | 0.500 | —   | F <sub>GTHMAX</sub> | Gb/s  |
| T <sub>RTX</sub>             | TX rise time                           | 20%–80%      | —     | 40  | —                   | ps    |
| T <sub>FTX</sub>             | TX fall time                           | 80%–20%      | —     | 40  | —                   | ps    |
| T <sub>LLSKEW</sub>          | TX lane-to-lane skew <sup>(1)</sup>    |              | —     | —   | 500                 | ps    |
| V <sub>TXOOBVDPP</sub>       | Electrical idle amplitude              |              | —     | —   | 15                  | mV    |
| T <sub>TXOOBTRANSITION</sub> | Electrical idle transition time        |              | —     | —   | 140                 | ns    |
| TJ <sub>13.1</sub>           | Total jitter <sup>(2)(4)</sup>         | 13.1 Gb/s    | —     | —   | 0.3                 | UI    |
| DJ <sub>13.1</sub>           | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>12.5</sub>           | Total jitter <sup>(2)(4)</sup>         | 12.5 Gb/s    | —     | —   | 0.28                | UI    |
| DJ <sub>12.5</sub>           | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>11.3</sub>           | Total jitter <sup>(2)(4)</sup>         | 11.3 Gb/s    | —     | —   | 0.28                | UI    |
| DJ <sub>11.3</sub>           | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>10.3125_QPLL</sub>   | Total jitter <sup>(2)(4)</sup>         | 10.3125 Gb/s | —     | —   | 0.28                | UI    |
| DJ <sub>10.3125_QPLL</sub>   | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>10.3125_CPLL</sub>   | Total jitter <sup>(3)(4)</sup>         | 10.3125 Gb/s | —     | —   | 0.33                | UI    |
| DJ <sub>10.3125_CPLL</sub>   | Deterministic jitter <sup>(3)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>9.953</sub>          | Total jitter <sup>(2)(4)</sup>         | 9.953 Gb/s   | —     | —   | 0.28                | UI    |
| DJ <sub>9.953</sub>          | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>9.8</sub>            | Total jitter <sup>(2)(4)</sup>         | 9.8 Gb/s     | —     | —   | 0.28                | UI    |
| DJ <sub>9.8</sub>            | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |
| TJ <sub>8.0_QPLL</sub>       | Total jitter <sup>(2)(4)</sup>         | 8.0 Gb/s     | —     | —   | 0.28                | UI    |
| DJ <sub>8.0_QPLL</sub>       | Deterministic jitter <sup>(2)(4)</sup> |              | —     | —   | 0.17                | UI    |

Table 74: GTH Transceiver Receiver Switching Characteristics

| Symbol                                               | Description                                                   |                                     | Min   | Typ | Max                 | Units |
|------------------------------------------------------|---------------------------------------------------------------|-------------------------------------|-------|-----|---------------------|-------|
| F <sub>GTHRX</sub>                                   | Serial data rate                                              | RX oversampler not enabled          | 0.500 | –   | F <sub>GTHMAX</sub> | Gb/s  |
| T <sub>RXELECIDLE</sub>                              | Time for RXELECIDLE to respond to loss or restoration of data |                                     | –     | 10  | –                   | ns    |
| RX <sub>OOBVDPP</sub>                                | OOB detect threshold peak-to-peak                             |                                     | 60    | –   | 150                 | mV    |
| RX <sub>SST</sub>                                    | Receiver spread-spectrum tracking <sup>(1)</sup>              | Modulated @ 33 KHz                  | –5000 | –   | 0                   | ppm   |
| RX <sub>RL</sub>                                     | Run length (CID)                                              |                                     | –     | –   | 512                 | UI    |
| RX <sub>PPMTOL</sub>                                 | Data/REFCLK PPM offset tolerance                              | Bit rates ≤ 6.6 Gb/s                | –1250 | –   | 1250                | ppm   |
|                                                      |                                                               | Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s | –700  | –   | 700                 | ppm   |
|                                                      |                                                               | Bit rates > 8.0 Gb/s                | –200  | –   | 200                 | ppm   |
| SJ Jitter Tolerance <sup>(2)</sup>                   |                                                               |                                     |       |     |                     |       |
| JT_SJ <sub>13.1</sub>                                | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 13.1 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>12.5</sub>                                | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 12.5 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>11.3</sub>                                | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 11.3 Gb/s                           | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>10.32_QPLL</sub>                          | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 10.32 Gb/s                          | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>10.32_CPLL</sub>                          | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 10.32 Gb/s                          | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>9.8</sub>                                 | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 9.8 Gb/s                            | 0.3   | –   | –                   | UI    |
| JT_SJ <sub>8.0_QPLL</sub>                            | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 8.0 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>8.0_CPLL</sub>                            | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 8.0 Gb/s                            | 0.42  | –   | –                   | UI    |
| JT_SJ <sub>6.6_QPLL</sub>                            | Sinusoidal jitter (QPLL) <sup>(3)</sup>                       | 6.6 Gb/s                            | 0.48  | –   | –                   | UI    |
| JT_SJ <sub>6.6_CPLL</sub>                            | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 6.6 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>5.0</sub>                                 | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 5.0 Gb/s                            | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>4.25</sub>                                | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 4.25 Gb/s                           | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.75</sub>                                | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.75 Gb/s                           | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.2</sub>                                 | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.2 Gb/s <sup>(4)</sup>             | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>3.2L</sub>                                | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 3.2 Gb/s <sup>(5)</sup>             | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>2.5</sub>                                 | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 2.5 Gb/s <sup>(6)</sup>             | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>1.25</sub>                                | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 1.25 Gb/s <sup>(7)</sup>            | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>500</sub>                                 | Sinusoidal jitter (CPLL) <sup>(3)</sup>                       | 500 Mb/s                            | 0.4   | –   | –                   | UI    |
| SJ Jitter Tolerance with Stressed Eye <sup>(2)</sup> |                                                               |                                     |       |     |                     |       |
| JT_TJSE <sub>3.2</sub>                               | Total jitter with stressed eye <sup>(8)</sup>                 | 3.2 Gb/s                            | 0.70  | –   | –                   | UI    |
| JT_TJSE <sub>6.6</sub>                               |                                                               | 6.6 Gb/s                            | 0.70  | –   | –                   | UI    |
| JT_SJSE <sub>3.2</sub>                               | Sinusoidal jitter with stressed eye <sup>(8)</sup>            | 3.2 Gb/s                            | 0.1   | –   | –                   | UI    |
| JT_SJSE <sub>6.6</sub>                               |                                                               | 6.6 Gb/s                            | 0.1   | –   | –                   | UI    |

**Notes:**

- Using RXOUT\_DIV = 1, 2, and 4.
- All jitter values are based on a bit error ratio of  $1e^{-12}$ .
- The frequency of the injected sinusoidal jitter is 80 MHz.
- CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
- CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
- Composite jitter with RX equalizer enabled. DFE disabled.

Table 80: CPRI Protocol Characteristics (GTH Transceivers)

| Description                                     | Line Rate (Mb/s) | Min    | Max    | Units |
|-------------------------------------------------|------------------|--------|--------|-------|
| <b>CPRI Transmitter Jitter Generation</b>       |                  |        |        |       |
| Total transmitter jitter                        | 614.4            | —      | 0.35   | UI    |
|                                                 | 1228.8           | —      | 0.35   | UI    |
|                                                 | 2457.6           | —      | 0.35   | UI    |
|                                                 | 3072.0           | —      | 0.35   | UI    |
|                                                 | 4915.2           | —      | 0.3    | UI    |
|                                                 | 6144.0           | —      | 0.3    | UI    |
|                                                 | 9830.4           | —      | Note 1 | UI    |
| <b>CPRI Receiver Frequency Jitter Tolerance</b> |                  |        |        |       |
| Total receiver jitter tolerance                 | 614.4            | 0.65   | —      | UI    |
|                                                 | 1228.8           | 0.65   | —      | UI    |
|                                                 | 2457.6           | 0.65   | —      | UI    |
|                                                 | 3072.0           | 0.65   | —      | UI    |
|                                                 | 4915.2           | 0.95   | —      | UI    |
|                                                 | 6144.0           | 0.95   | —      | UI    |
|                                                 | 9830.4           | Note 1 | —      | UI    |

**Notes:**

1. Tested per SFP+ specification, see Table 79.

## Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 81: Maximum Performance for PCI Express Designs

| Symbol                | Description                    | Speed Grade |            |        | Units |
|-----------------------|--------------------------------|-------------|------------|--------|-------|
|                       |                                | -3          | -2/-2L/-2G | -1     |       |
| F <sub>PIPECLK</sub>  | Pipe clock maximum frequency   | 250.00      | 250.00     | 250.00 | MHz   |
| F <sub>USERCLK</sub>  | User clock maximum frequency   | 500.00      | 500.00     | 250.00 | MHz   |
| F <sub>USERCLK2</sub> | User clock 2 maximum frequency | 250.00      | 250.00     | 250.00 | MHz   |
| F <sub>DRPCLK</sub>   | DRP clock maximum frequency    | 250.00      | 250.00     | 250.00 | MHz   |

Table 82: XADC Specifications (Cont'd)

| Parameter                           | Symbol            | Comments/Conditions                                                      | Min    | Typ  | Max    | Units |
|-------------------------------------|-------------------|--------------------------------------------------------------------------|--------|------|--------|-------|
| <b>XADC Reference<sup>(5)</sup></b> |                   |                                                                          |        |      |        |       |
| External Reference                  | V <sub>REFP</sub> | Externally supplied reference voltage                                    | 1.20   | 1.25 | 1.30   | V     |
| On-Chip Reference                   |                   | Ground V <sub>REFP</sub> pin to AGND,<br>T <sub>j</sub> = -40°C to 100°C | 1.2375 | 1.25 | 1.2625 | V     |

**Notes:**

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for new BitGen option XADCEnhancedLinearity = ON.
- For a detailed description, see the ADC chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* (UG480).
- For a detailed description, see the Timing chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* (UG480).
- Any variation in the reference voltage from the nominal V<sub>REFP</sub> = 1.25V and V<sub>REFN</sub> = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.

## Configuration Switching Characteristics

Table 83: Configuration Switching Characteristics

| Symbol                             | Description                                                    | Virtex-7 T and XT Devices | Speed Grade |            |        | Units       |
|------------------------------------|----------------------------------------------------------------|---------------------------|-------------|------------|--------|-------------|
|                                    |                                                                |                           | -3          | -2/-2L/-2G | -1     |             |
| Power-up Timing Characteristics    |                                                                |                           |             |            |        |             |
| T <sub>PL</sub> <sup>(1)</sup>     | Program latency                                                |                           | 5           | 5          | 5      | ms, Max     |
| T <sub>POR</sub> <sup>(1)</sup>    | Power-on reset (50ms ramp rate time)                           |                           | 10/50       | 10/50      | 10/50  | ms, Min/Max |
|                                    | Power-on reset (1ms ramp rate time)                            |                           | 10/35       | 10/35      | 10/35  | ms, Min/Max |
| T <sub>PROGRAM</sub>               | Program pulse width                                            |                           | 250         | 250        | 250    | ns, Min     |
| CCLK Output (Master Mode)          |                                                                |                           |             |            |        |             |
| T <sub>ICCK</sub>                  | Master CCLK output delay                                       |                           | 150         | 150        | 150    | ns, Min     |
| T <sub>MCCKL</sub>                 | Master CCLK clock Low time duty cycle                          |                           | 40/60       | 40/60      | 40/60  | %, Min/Max  |
| T <sub>MCCKH</sub>                 | Master CCLK clock High time duty cycle                         |                           | 40/60       | 40/60      | 40/60  | %, Min/Max  |
| F <sub>MCCK</sub>                  | Master CCLK frequency                                          |                           | 100         | 100        | 100    | MHz, Max    |
|                                    | Master CCLK frequency for AES encrypted x16                    |                           | 50          | 50         | 50     | MHz, Max    |
| F <sub>MCCK_START</sub>            | Master CCLK frequency at start of configuration                |                           | 3           | 3          | 3      | MHz, Typ    |
| F <sub>MCCKTOL</sub>               | Frequency tolerance, master mode with respect to nominal CCLK. |                           | ±50         | ±50        | ±50    | %, Max      |
| CCLK Input (Slave Modes)           |                                                                |                           |             |            |        |             |
| T <sub>SCCKL</sub>                 | Slave CCLK clock minimum Low time                              |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| T <sub>SCCKH</sub>                 | Slave CCLK clock minimum High time                             |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| F <sub>SCCK</sub>                  | Slave CCLK frequency                                           |                           | 100         | 100        | 100    | MHz, Max    |
| EMCCLK Input (Master Mode)         |                                                                |                           |             |            |        |             |
| T <sub>EMCCKL</sub>                | External master CCLK Low time                                  |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| T <sub>EMCCKH</sub>                | External master CCLK High time                                 |                           | 2.5         | 2.5        | 2.5    | ns, Min     |
| F <sub>EMCCK</sub>                 | External master CCLK frequency                                 |                           | 100         | 100        | 100    | MHz, Max    |
| Internal Configuration Access Port |                                                                |                           |             |            |        |             |
| F <sub>ICAPCK</sub>                | Internal configuration access port (ICAPE2)                    |                           | 100.00      | 100.00     | 100.00 | MHz, Max    |

Table 83: Configuration Switching Characteristics (Cont'd)

| Symbol                                         | Description                                                | Virtex-7 T and XT Devices | Speed Grade |            |          | Units    |
|------------------------------------------------|------------------------------------------------------------|---------------------------|-------------|------------|----------|----------|
|                                                |                                                            |                           | -3          | -2/-2L/-2G | -1       |          |
| Master/Slave Serial Mode Programming Switching |                                                            |                           |             |            |          |          |
| T <sub>DCC</sub> /T <sub>CCKD</sub>            | DIN setup/hold                                             |                           | 4.0/0.0     | 4.0/0.0    | 4.0/0.0  | ns, Min  |
| T <sub>CCO</sub>                               | DOUT clock to out                                          |                           | 8.0         | 8.0        | 8.0      | ns, Max  |
| SelectMAP Mode Programming Switching           |                                                            |                           |             |            |          |          |
| T <sub>SMDCC</sub> /T <sub>SMCCKD</sub>        | D[31:00] setup/hold                                        |                           | 4.0/0.0     | 4.0/0.0    | 4.0/0.0  | ns, Min  |
| T <sub>SMCSCCK</sub> /T <sub>SMCCKCS</sub>     | CSI_B setup/hold                                           |                           | 4.0/0.0     | 4.0/0.0    | 4.0/0.0  | ns, Min  |
| T <sub>SMWCCK</sub> /T <sub>SMCKKW</sub>       | RDWR_B setup/hold                                          |                           | 10.0/0.0    | 10.0/0.0   | 10.0/0.0 | ns, Min  |
| T <sub>SMCKCSO</sub>                           | CSO_B clock to out (330 Ω pull-up resistor required)       |                           | 7.0         | 7.0        | 7.0      | ns, Max  |
| T <sub>SMCO</sub>                              | D[31:00] clock to out in readback                          |                           | 8.0         | 8.0        | 8.0      | ns, Max  |
| F <sub>RBCK</sub>                              | Readback frequency                                         | SLR-based                 | 70          | 70         | 70       | MHz, Max |
|                                                |                                                            | All other devices         | 100         | 100        | 100      | MHz, Max |
| Boundary-Scan Port Timing Specifications       |                                                            |                           |             |            |          |          |
| T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>       | TMS and TDI setup/hold                                     | SLR-based                 | 9.0/2.0     | 9.0/2.0    | 9.0/2.0  | ns, Min  |
|                                                |                                                            | All other devices         | 3.0/2.0     | 3.0/2.0    | 3.0/2.0  | ns, Min  |
| T <sub>TCKTDO</sub>                            | TCK falling edge to TDO output                             | SLR-based                 | 17          | 17         | 17       | ns, Max  |
|                                                |                                                            | All other devices         | 7.0         | 7.0        | 7.0      | ns, Max  |
| F <sub>TCK</sub>                               | TCK frequency                                              | SLR-based                 | 20          | 20         | 20       | MHz, Max |
|                                                |                                                            | All other devices         | 66          | 66         | 66       | MHz, Max |
| BPI Master Flash Mode Programming Switching    |                                                            |                           |             |            |          |          |
| T <sub>BPICCO</sub> <sup>(2)</sup>             | A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out |                           | 8.5         | 8.5        | 8.5      | ns, Max  |
| T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>       | D[15:00] setup/hold                                        |                           | 4.0/0.0     | 4.0/0.0    | 4.0/0.0  | ns, Min  |
| SPI Master Flash Mode Programming Switching    |                                                            |                           |             |            |          |          |
| T <sub>SPIDCC</sub> /T <sub>SPICCD</sub>       | D[03:00] setup/hold                                        |                           | 3.0/0.0     | 3.0/0.0    | 3.0/0.0  | ns, Min  |
| T <sub>SPICCM</sub>                            | MOSI clock to out                                          |                           | 8.0         | 8.0        | 8.0      | ns, Max  |
| T <sub>SPICCF</sub>                            | FCS_B clock to out                                         |                           | 8.0         | 8.0        | 8.0      | ns, Max  |

**Notes:**

1. To support longer delays in configuration, use the design solutions described in the *7 Series FPGA Configuration User Guide* ([UG470](#)).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

## eFUSE Programming Conditions

Table 84 lists the programming conditions specifically for eFUSE. For more information, see the *7 Series FPGA Configuration User Guide* ([UG470](#)).

Table 84: eFUSE Programming Conditions<sup>(1)</sup>

| Symbol   | Description                | Min | Typ | Max | Units |
|----------|----------------------------|-----|-----|-----|-------|
| $I_{FS}$ | $V_{CCAUX}$ supply current | –   | –   | 115 | mA    |
| $t_j$    | Temperature range          | 15  | –   | 125 | °C    |

**Notes:**

1. The FPGA must not be configured during eFUSE programming.

| Date       | Version | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|------------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 08/03/2012 | 1.5     | <p>Updated the descriptions, changed <math>V_{IN}</math> and <a href="#">Note 2</a> and added <a href="#">Note 4</a> in <a href="#">Table 1</a>. In <a href="#">Table 2</a>, changed descriptions and notes, removed <a href="#">Note 7</a>, changed GTX transceiver parameters and values and added <a href="#">Note 12</a> and <a href="#">Note 13</a>. Updated parameters in <a href="#">Table 3</a>. Added <a href="#">Table 4</a> and <a href="#">Table 5</a>. Updated the values for in <a href="#">Table 7</a>. Updated LVCMOS12 and the SSTLs in <a href="#">Table 9</a>. Updated many of the specifications in <a href="#">Table 10</a> and <a href="#">Table 11</a>.</p> <p>Updated the <a href="#">AC Switching Characteristics</a> section, based upon <a href="#">Table 14</a>, for the ISE 14.2 speed specifications throughout the document with appropriate changes to <a href="#">Table 15</a> and <a href="#">Table 16</a> including production release of the XC7VX485T in the -2 and -1 speed designations.</p> <p>Added notes and specifications to <a href="#">Table 18</a>. Updated the <a href="#">IOB Pad Input/Output/3-State</a> discussion and changed <a href="#">Table 21</a> by adding <math>T_{IOIBUFDISABLE}</math>.</p> <p>Removed many of the combinatorial delay specifications and <math>T_{CINCK}/T_{CKCIN}</math> from <a href="#">Table 28</a>.</p> <p>Rearranged <a href="#">Table 51</a> including moving some parameters to <a href="#">Table 1</a>. Added <a href="#">Table 56</a>. Updated <a href="#">Table 57</a>. In <a href="#">Table 59</a>, updated SJ Jitter Tolerance with Stressed Eye section, <a href="#">page 48</a> and <a href="#">Note 8</a>. Added <a href="#">Note 1</a>, <a href="#">Note 2</a>, and <a href="#">Note 3</a> to <a href="#">Table 62</a>. Added <a href="#">Note 1</a> and <a href="#">Note 2</a> to <a href="#">Table 63</a>, and line rate ranges. Updated <a href="#">Table 64</a> including adding <a href="#">Note 1</a>. Updated <a href="#">Table 65</a> including adding <a href="#">Note 1</a>. In <a href="#">Table 82</a> updated <a href="#">Note 1</a> and added <a href="#">Note 4</a>. In <a href="#">Table 83</a>, updated <math>T_{POR}</math> and <math>F_{EMCK}</math>.</p> |
| 09/20/2012 | 1.6     | <p>Removed the XC7V1500T device from data sheet. In <a href="#">Table 2</a>, revised <math>V_{CCINT}</math> and <math>V_{CCBRAM}</math> and added <a href="#">Note 3</a>. Updated some of the values in <a href="#">Table 7</a>. Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7V585T in the -2 and -1 speed designations. Added values for the XC7V585T in <a href="#">Table 50</a>. Updated <a href="#">Note 2</a> in <a href="#">Table 58</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 09/26/2012 | 1.7     | <p>Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7VX485T in the -3 speed designation.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 10/19/2012 | 1.8     | <p>Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7VX485T in the -2L (1.0V) speed designation.</p> <p>Removed -2L (0.9V) speed specifications from data sheet, this change includes edits to <math>V_{CCINT}</math> and <math>V_{CCBRAM}</math> in <a href="#">Table 2</a>, editing <a href="#">Note 1</a> and removing <a href="#">Note 2</a> in <a href="#">Table 53</a>. Also in <a href="#">Table 53</a>, updated the <math>F_{GTXMAX}</math>, <math>F_{GTXQRANGE1}</math>, and <math>F_{GQPLLRange1}</math> specification for -1 speed grade from 6.6 Gb/s to 8.0 Gb/s. Edited <a href="#">Note 4</a> in <a href="#">Table 57</a> and <a href="#">Note 3</a> in <a href="#">Table 72</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 12/12/2012 | 1.9     | <p>Updated the <a href="#">AC Switching Characteristics</a> section, based upon <a href="#">Table 14</a>, for the ISE 14.3 speed specifications throughout the document. Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7V585T in the -3 and -2L(1.0V) speed designations. Updated the notes in <a href="#">Table 50</a>.</p> <p>Updated <a href="#">GTH Transceiver Specifications</a> including removal of GTH Transceiver DC Characteristics section (use the XPE (download at <a href="http://www.xilinx.com/power">http://www.xilinx.com/power</a>). Updated <a href="#">Table 68</a> and added <a href="#">Table 71</a>, <a href="#">Table 73</a>, and <a href="#">Table 74</a>. Removed <a href="#">Note 4</a> from <a href="#">Table 82</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 12/24/2012 | 1.10    | <p>Updated the <a href="#">AC Switching Characteristics</a> section, based upon <a href="#">Table 14</a>, for the ISE 14.4 and Vivado 2012.4 speed specifications throughout the document. Revised the XC7V2000T in the -1 and -2 speed designations <a href="#">Table 15</a> to preliminary.</p> <p>Added the <a href="#">GTH Transceiver Protocol Jitter Characteristics</a> section. Updated <math>T_{TCKTDO}</math> and added <a href="#">Internal Configuration Access Port</a> section to <a href="#">Table 83</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 01/31/2013 | 1.11    | <p>Added <a href="#">Note 2</a> to <a href="#">Table 2</a>. Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7V2000T in the -1 and -2 speed specifications. Updated <a href="#">Note 1</a> in <a href="#">Table 35</a>. Updated the notes in <a href="#">Table 37</a>, <a href="#">Table 40</a> through <a href="#">Table 43</a>, <a href="#">Table 46</a>, and <a href="#">Table 47</a>. In <a href="#">Table 66</a>, updated <math>D_{VPPIN}</math>. In <a href="#">Table 67</a>, updated <math>V_{IDIFF}</math>. Removed <math>T_{LOCK}</math> and <math>T_{PHASE}</math> from <a href="#">Table 70</a>. Updated <math>T_{DLOCK}</math> in <a href="#">Table 71</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 03/07/2013 | 1.12    | <p>Updated the <a href="#">AC Switching Characteristics</a> section, based upon <a href="#">Table 14</a>, for the ISE 14.5 and Vivado 2013.1 speed specifications throughout the document. Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7VX690T.</p> <p>Revised <math>D_{VPPOUT}</math> in <a href="#">Table 66</a>. Updated values in <a href="#">Table 67</a> and <a href="#">Table 74</a>. Removed <a href="#">Note 1</a> from <a href="#">Table 68</a>. Updated <math>MMCM\_F_{PFDMAX}</math> in <a href="#">Table 38</a> and <math>PLL\_F_{PFDMAX}</math> in <a href="#">Table 39</a>. Added skew values to <a href="#">Table 50</a>.</p>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |

| Date       | Version | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|------------|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 03/27/2013 | 1.13    | In <a href="#">Table 7</a> , added values for the XC7VX330T and XC7VX415T devices. Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7VX330T and XC7VX415T. In <a href="#">Table 18</a> , updated the table title, LPDDR2 values, and removed Note 3. Removed Note 2: <i>For QPLL line rate, the maximum line rate with the divider N set to 66 is 10.3125 Gb/s</i> from <a href="#">Table 68</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 04/17/2013 | 1.14    | Updated the <a href="#">AC Switching Characteristics</a> section with production release changes to <a href="#">Table 15</a> and <a href="#">Table 16</a> for XC7VX550T for all speed specifications.<br>In <a href="#">Table 1</a> , revised $V_{IN}$ (I/O input voltage) to match values in <a href="#">Table 4</a> and <a href="#">Table 5</a> , and combined <a href="#">Note 4</a> with old <a href="#">Note 5</a> and then added new <a href="#">Note 5</a> . Revised $V_{IN}$ description and added <a href="#">Note 8</a> in <a href="#">Table 2</a> . Updated first 3 rows in <a href="#">Table 4</a> and <a href="#">Table 5</a> . Updated values and added new values to <a href="#">Table 7</a> . Also revised PCI33_3 voltage minimum in <a href="#">Table 10</a> to match values in <a href="#">Table 1</a> , <a href="#">Table 4</a> , and <a href="#">Table 5</a> . Added <a href="#">Note 1</a> to <a href="#">Table 12</a> and <a href="#">Table 13</a> . Throughout the data sheet ( <a href="#">Table 29</a> , <a href="#">Table 30</a> , and <a href="#">Table 45</a> ) removed the obvious note "A Zero "0" Hold Time listing indicates no hold time or a negative hold time." Updated and clarified USRCLK data in <a href="#">Table 57</a> and <a href="#">Table 72</a> . |

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

### AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.