
# E·XFL



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	43300
Number of Logic Elements/Cells	554240
Total RAM Bits	43499520
Number of I/O	350
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1156-BBGA, FCBGA
Supplier Device Package	1158-FCBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc7vx550t-2ffg1158i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Symbol	Description	Min	Тур	Max	Units
GTX and GTH Tra	ansceivers				
V (11)	Analog supply voltage for the GTX/GTH transceiver QPLL frequency range $\leq$ 10.3125 GHz^{(12)(13)}	0.97	1.0	1.08	V
V <sub>MGTAVCC</sub> <sup>(11)</sup>	Analog supply voltage for the GTX/GTH transceiver QPLL frequency range > 10.3125 GHz	1.02	1.05	1.08	V
V <sub>MGTAVTT</sub> <sup>(11)</sup>	Analog supply voltage for the GTX/GTH transmitter and receiver termination circuits	1.17	1.2	1.23	V
V <sub>MGTVCCAUX</sub> <sup>(11)</sup>	Auxiliary analog Quad PLL (QPLL) voltage supply for the transceivers	1.75	1.80	1.85	V
V <sub>MGTAVTTRCAL</sub> (11)	Analog supply voltage for the resistor calibration circuit of the GTX/GTH transceiver column	1.17	1.2	1.23	V
XADC					
V <sub>CCADC</sub>	XADC supply relative to GNDADC	1.71	1.80	1.89	V
V <sub>REFP</sub>	Externally supplied reference voltage	1.20	1.25	1.30	V
Temperature					
	Junction temperature operating range for commercial (C) temperature devices	0	_	85	°C
т <sub>ј</sub>	Junction temperature operating range for extended (E) temperature devices	0	-	100	°C
	Junction temperature operating range for industrial (I) temperature devices	-40	-	100	°C

# Table 2: Recommended Operating Conditions<sup>(1)(2)</sup> (Cont'd)

#### Notes:

- 1. All voltages are relative to ground.
- 2. For the design of the power distribution system, consult the 7 Series FPGAs PCB Design and Pin Planning Guide (UG483).
- 3. V<sub>CCINT</sub> and V<sub>CCBRAM</sub> should be connected to the same supply.
- 4. For more information on the VID bit see the Lowering Power using the Voltage Identification Bit application note (XAPP555).
- 5. Configuration data is retained even if V<sub>CCO</sub> drops to 0V.
- 6. Includes V<sub>CCO</sub> of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
- 7. The lower absolute voltage specification always applies.
- 8. See Table 10 for TMDS\_33 specifications.
- 9. A total of 200 mA per bank should not be exceeded.
- 10. V<sub>CCBATT</sub> is required only when using bitstream encryption. If battery is not used, connect V<sub>CCBATT</sub> to either ground or V<sub>CCAUX</sub>.
- 11. Each voltage listed requires the filter circuit described in the 7 Series FPGAs GTX/GTH Transceiver User Guide (UG476).
- 12. For data rates  $\leq$  10.3125 Gb/s, V\_{MGTAVCC} should be 1.0V ±3% for lower power consumption.
- 13. For lower power consumption,  $V_{MGTAVCC}$  should be 1.0V ±3% over the entire CPLL frequency range.

#### Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Min	Typ <mark>(1)</mark>	Max	Units
V <sub>DRINT</sub>	Data retention $V_{CCINT}$ voltage (below which configuration data might be lost)	0.75	-	—	V
V <sub>DRI</sub>	Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost)	1.5	-	-	V
I <sub>REF</sub>	V <sub>REF</sub> leakage current per pin	-	-	15	μA
ΙL	Input or output leakage current per pin (sample-tested)	-	-	15	μA
C <sub>IN</sub> <sup>(2)</sup>	Die input capacitance at the pad	-	-	8	pF
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 3.3V$	90	-	330	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 2.5V$	68	_	250	μA
I <sub>RPU</sub>	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.8V$	34	_	220	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.5V$	23	_	150	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.2V$	12	-	120	μA

www.xilinx.com

# **AC Switching Characteristics**

All values represented in this data sheet are based on the speed specifications in the ISE® Design Suite 14.5 and Vivado® Design Suite 2013.1 as outlined in Table 14.

Ver	sion In:	Typical V <sub>CCINT</sub>	Device	
ISE 14.5	Vivado 2013.1	(Table 2)	Device	
1.09	1.09	1.0V	XC7V585T, XC7VX485T	
N/A	1.08	1.0V	XC7V2000T	
1.08	1.08	1.0V	XC7VX330T, XC7VX415T, XC7VX550T, XC7VX690T, XC7VX980T	
N/A	1.08	1.0V	XC7VX1140T	

Table 14: Virtex-7 T and XT FPGA Speed Specification Version By Device/Speed Grade

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

# Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

# Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

# **Production Product Specification**

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

# **Testing of AC Switching Characteristics**

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-7 T and XT FPGAs.

# Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

		T <sub>IOPI</sub>			T <sub>IOOP</sub>			T <sub>IOTP</sub>		
I/O Standard	Speed Grade		5	Speed Grade		Speed Grade			Units	
	-3	-2/-2L/-2G	-1	-3	-2/-2L/-2G	-1	-3	-2/-2L/-2G	-1	
SSTL15_F	0.68	0.72	0.82	0.89	1.01	1.09	1.53	1.77	1.91	ns
SSTL15_DCI_F	0.68	0.72	0.82	0.89	1.01	1.09	1.53	1.77	1.91	ns
SSTL15_T_DCI_F	0.68	0.72	0.82	0.89	1.01	1.09	1.53	1.77	1.91	ns
SSTL135_F	0.69	0.72	0.82	0.88	1.00	1.08	1.52	1.76	1.90	ns
SSTL135_DCI_F	0.69	0.72	0.82	0.89	1.00	1.08	1.52	1.76	1.90	ns
SSTL135_T_DCI_F	0.69	0.72	0.82	0.89	1.00	1.08	1.52	1.76	1.90	ns
SSTL12_F	0.69	0.72	0.82	0.88	1.00	1.08	1.52	1.76	1.90	ns
SSTL12_DCI_F	0.69	0.72	0.82	0.91	1.03	1.11	1.54	1.79	1.93	ns
SSTL12_T_DCI_F	0.69	0.72	0.82	0.91	1.03	1.11	1.54	1.79	1.93	ns
DIFF_SSTL18_I_F	0.75	0.79	0.92	0.94	1.06	1.15	1.58	1.82	1.97	ns
DIFF_SSTL18_II_F	0.75	0.79	0.92	0.97	1.09	1.16	1.61	1.84	1.99	ns
DIFF_SSTL18_I_DCI_F	0.75	0.79	0.92	0.89	1.02	1.10	1.53	1.77	1.92	ns
DIFF_SSTL18_II_DCI_F	0.75	0.79	0.92	0.89	1.02	1.10	1.53	1.77	1.92	ns
DIFF_SSTL18_II_T_DCI_F	0.75	0.79	0.92	0.89	1.02	1.10	1.53	1.77	1.92	ns
DIFF_SSTL15_F	0.68	0.72	0.82	0.89	1.01	1.09	1.53	1.77	1.91	ns
DIFF_SSTL15_DCI_F	0.68	0.72	0.82	0.89	1.01	1.09	1.53	1.77	1.91	ns
DIFF_SSTL15_T_DCI_F	0.68	0.72	0.82	0.89	1.01	1.09	1.53	1.77	1.91	ns
DIFF_SSTL135_F	0.69	0.72	0.82	0.88	1.00	1.08	1.52	1.76	1.90	ns
DIFF_SSTL135_DCI_F	0.69	0.72	0.82	0.89	1.00	1.08	1.52	1.76	1.90	ns
DIFF_SSTL135_T_DCI_F	0.69	0.72	0.82	0.89	1.00	1.08	1.52	1.76	1.90	ns
DIFF_SSTL12_F	0.69	0.72	0.82	0.88	1.00	1.08	1.52	1.76	1.90	ns
DIFF_SSTL12_DCI_F	0.69	0.72	0.82	0.91	1.03	1.11	1.54	1.79	1.93	ns
DIFF_SSTL12_T_DCI_F	0.69	0.72	0.82	0.91	1.03	1.11	1.54	1.79	1.93	ns

#### Notes:

1. This I/O standard is only available in the 1.8V high-performance (HP) banks.

Table 21 specifies the values of  $T_{IOTPHZ}$  and  $T_{IOIBUFDISABLE}$ .  $T_{IOTPHZ}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).  $T_{IOIBUFDISABLE}$  is described as the IOB delay from IBUFDISABLE to O output. In HP I/O banks, the internal DCI termination turn-off time is always faster than  $T_{IOTPHZ}$  when the DCITERMDISABLE pin is used. In HR I/O banks, the internal IN\_TERM termination turn-off time is always faster than  $T_{IOTPHZ}$  when the INTERMDISABLE pin is used.

#### Table 21: IOB 3-state Output Switching Characteristics

Symbol	Description		Speed Grade			
			-2/-2L/-2G	-1	Units	
T <sub>IOTPHZ</sub>	T input to pad high-impedance	0.76	0.86	0.99	ns	
TIOIBUFDISABLE_HR	IBUF turn-on time from IBUFDISABLE to O output for HR I/O banks	1.72	1.89	2.14	ns	
TIOIBUFDISABLE_HP	IBUF turn-on time from IBUFDISABLE to O output for HP I/O banks	1.31	1.46	1.76	ns	

# Table 23: OLOGIC Switching Characteristics

Cumhal	Description		Speed Grade				
Symbol	Description	-3	-2/-2L/-2G	-1	- Units		
Setup/Hold			·				
T <sub>ODCK</sub> /T <sub>OCKD</sub>	D1/D2 pins setup/hold with respect to CLK	0.45/-0.13	0.50/-0.13	0.58/-0.13	ns		
T <sub>OOCECK</sub> /T <sub>OCKOCE</sub>	OCE pin setup/hold with respect to CLK	0.28/0.03	0.29/0.03	0.45/0.03	ns		
T <sub>OSRCK</sub> /T <sub>OCKSR</sub>	SR pin setup/hold with respect to CLK	0.32/0.18	0.38/0.18	0.70/0.18	ns		
Т <sub>ОТСК</sub> /Т <sub>ОСКТ</sub>	T1/T2 pins setup/hold with respect to CLK	0.49/-0.16	0.56/-0.16	0.68/-0.16	ns		
T <sub>OTCECK</sub> /T <sub>OCKTCE</sub>	TCE pin setup/hold with respect to CLK	0.28/0.01	0.30/0.01	0.45/0.01	ns		
Combinatorial							
T <sub>ODQ</sub>	D1 to OQ out or T1 to TQ out	0.73	0.81	0.97	ns		
Sequential Delays							
Тоска	CLK to OQ/TQ out	0.41	0.43	0.49	ns		
T <sub>RQ_OLOGICE2</sub>	SR pin to OQ/TQ out (HP I/O banks only)	0.63	0.70	0.83	ns		
T <sub>GSRQ_OLOGICE2</sub>	Global set/reset to Q outputs (HP I/O banks only)	7.60	7.60	10.51	ns		
T <sub>RQ_OLOGICE3</sub>	SR pin to OQ/TQ out (HR I/O banks only)	0.63	0.70	0.83	ns		
T <sub>GSRQ_OLOGICE3</sub>	Global set/reset to Q outputs (HR I/O banks only)	7.60	7.60	10.51	ns		
Set/Reset		I			-		
T <sub>RPW_OLOGICE2</sub>	Minimum pulse width, SR inputs (HP I/O banks only)	0.54	0.54	0.63	ns, Min		
T <sub>RPW_OLOGICE3</sub>	Minimum pulse width, SR inputs (HR I/O banks only)	0.54	0.54	0.63	ns, Min		

# Input Serializer/Deserializer Switching Characteristics

# Table 24: ISERDES Switching Characteristics

Cumhal	Description	Speed Grade				
Symbol	Description	-3	-2/-2L/-2G	-1	Units	
Setup/Hold for Control Lin	nes					
T <sub>ISCCK_BITSLIP</sub> / T <sub>ISCKC_BITSLIP</sub>	BITSLIP pin setup/hold with respect to CLKDIV	0.01/0.12	0.02/0.13	0.02/0.15	ns	
T <sub>ISCCK_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLK (for CE1)	0.39/0.02	0.44/0.02	0.63/-0.02	ns	
T <sub>ISCCK_CE2</sub> / T <sub>ISCKC_CE2</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLKDIV (for CE2)	-0.12/0.29	-0.12/0.31	-0.12/0.35	ns	
Setup/Hold for Data Lines	5					
T <sub>ISDCK_D</sub> /T <sub>ISCKD_D</sub>	D pin setup/hold with respect to CLK	-0.02/0.11	-0.02/0.12	-0.02/0.15	ns	
TISDCK_DDLY /TISCKD_DDLY	DDLY pin setup/hold with respect to CLK (using IDELAY) <sup>(1)</sup>	-0.02/0.11	-0.02/0.12	-0.02/0.15	ns	
T <sub>ISDCK_D_DDR</sub> / TISCKD_D_DDR	D pin setup/hold with respect to CLK at DDR mode	-0.02/0.11	-0.02/0.12	-0.02/0.15	ns	
TISDCK_DDLY_DDR/ TISCKD_DDLY_DDR	D pin setup/hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup>	0.11/0.11	0.12/0.12	0.15/0.15	ns	
Sequential Delays						
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.46	0.47	0.58	ns	
Propagation Delays						
T <sub>ISDO_DO</sub>	D input to DO output pin	0.09	0.10	0.12	ns	

### Notes:

1. Recorded at 0 tap value.

2.  $T_{ISCCK\_CE2}$  and  $T_{ISCKC\_CE2}$  are reported as  $T_{ISCCK\_CE}/T_{ISCKC\_CE}$  in the timing report.

# **Output Serializer/Deserializer Switching Characteristics**

# Table 25: OSERDES Switching Characteristics

Symbol	Description		Linite		
Symbol	Description	-3	-2/-2L/-2G	-1	Units
Setup/Hold					
T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>	D input setup/hold with respect to CLKDIV	0.37/0.02	0.40/0.02	0.55/0.02	ns
T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>	T input setup/hold with respect to CLK	0.49/0.15	0.56/-0.15	0.68/-0.15	ns
T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup>	T input setup/hold with respect to CLKDIV	0.27/0.15	0.30/-0.15	0.34/0.15	ns
T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>	OCE input setup/hold with respect to CLK	0.28/0.03	0.29/0.03	0.45/0.03	ns
T <sub>OSCCK_S</sub>	SR (Reset) input setup with respect to CLKDIV	0.41	0.46	0.75	ns
T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>	TCE input setup/hold with respect to CLK	0.28/0.01	0.30/0.01	0.45/0.01	ns
Sequential Delays					
T <sub>OSCKO_OQ</sub>	Clock to out from CLK to OQ	0.35	0.37	0.42	ns
T <sub>OSCKO_TQ</sub>	Clock to out from CLK to TQ	0.41	0.43	0.49	ns
Combinatorial					
T <sub>OSDO_TTQ</sub>	T input to TQ Out	0.73	0.81	0.97	ns
					-

### Notes:

1.  $T_{OSDCK_{T2}}$  and  $T_{OSCKD_{T2}}$  are reported as  $T_{OSDCK_{T}}/T_{OSCKD_{T}}$  in the timing report.

# Table 27: IO\_FIFO Switching Characteristics

Symbol	Description	:	Speed Grade			
Symbol	Description	-3	-2/-2L/-2G	-1	Units	
IO_FIFO Clock to Out Delays						
T <sub>OFFCKO_DO</sub>	RDCLK to Q outputs	0.51	0.56	0.63	ns	
T <sub>CKO_FLAGS</sub>	Clock to IO_FIFO flags	0.59	0.62	0.81	ns	
Setup/Hold		i				
T <sub>CCK_D</sub> /T <sub>CKC_D</sub>	D inputs to WRCLK	0.43/-0.01	0.47/-0.01	0.53/-0.01	ns	
TIFFCCK_WREN /TIFFCKC_WREN	WREN to WRCLK	0.39/-0.01	0.43/-0.01	0.50/0.01	ns	
TOFFCCK_RDEN/TOFFCKC_RDEN	RDEN to RDCLK	0.49/0.01	0.53/0.02	0.61/0.02	ns	
Minimum Pulse Width		i				
T <sub>PWH_IO_FIFO</sub>	RESET, RDCLK, WRCLK	0.81	0.92	1.08	ns	
T <sub>PWL_IO_FIFO</sub>	RESET, RDCLK, WRCLK	0.81	0.92	1.08	ns	
Maximum Frequency		i				
F <sub>MAX</sub>	RDCLK and WRCLK	533.05	470.37	400.00	MHz	

# CLB Distributed RAM Switching Characteristics (SLICEM Only)

# Table 29: CLB Distributed RAM Switching Characteristics

Cumhal	Description				
Symbol	Description	-3	-2/-2L/-2G	-1	Units
Sequential Delays					
T <sub>SHCKO</sub> <sup>(1)</sup>	Clock to A – B outputs	0.68	0.70	0.85	ns, Max
Т <sub>SHCKO_1</sub>	Clock to AMUX – BMUX outputs	0.91	0.95	1.15	ns, Max
Setup and Hold Times Bef	ore/After Clock CLK				
T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>	A – D inputs to CLK	0.45/0.23	0.45/0.24	0.54/0.27	ns, Min
T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>	Address An inputs to clock	0.13/0.50	0.14/0.50	0.17/0.58	ns, Min
	Address An inputs through MUXs and/or carry logic to clock	0.40/0.16	0.42/0.17	0.52/0.23	ns, Min
T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>	WE input to clock	0.29/0.09	0.30/0.09	0.36/0.09	ns, Min
T <sub>CECK_LRAM</sub> /T <sub>CKCE_LRAM</sub>	CE input to CLK	0.29/0.09	0.30/0.09	0.37/0.09	ns, Min
Clock CLK					
T <sub>MPW</sub>	Minimum pulse width	0.68	0.77	0.91	ns, Min
T <sub>MCP</sub>	Minimum clock period	1.35	1.54	1.82	ns, Min

### Notes:

1. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

# CLB Shift Register Switching Characteristics (SLICEM Only)

# Table 30: CLB Shift Register Switching Characteristics

Symbol	Description		Speed Grade			
Symbol	Description	-3	-2/-2L/-2G	-1	Units	
Sequential Delays			·			
T <sub>REG</sub>	Clock to A – D outputs	0.96	0.98	1.20	ns, Max	
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output	1.19	1.23	1.50	ns, Max	
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output	0.89	0.91	1.10	ns, Max	
Setup and Hold Times Before	/After Clock CLK					
T <sub>WS_SHFREG</sub> /T <sub>WH_SHFREG</sub>	WE input	0.26/0.09	0.27/0.09	0.33/0.09	ns, Min	
T <sub>CECK_SHFREG</sub> /T <sub>CKCE_SHFREG</sub>	CE input to CLK	0.27/0.09	0.28/0.09	0.33/0.09	ns, Min	
T <sub>DS_SHFREG</sub> /T <sub>DH_SHFREG</sub>	A – D inputs to CLK	0.28/0.26	0.28/0.26	0.33/0.30	ns, Min	
Clock CLK						
T <sub>MPW_SHFREG</sub>	Minimum pulse width	0.55	0.65	0.78	ns, Min	

# Table 31: Block RAM and FIFO Switching Characteristics (Cont'd)

Cumbal	Description	:	Speed Grade	)	Units
Symbol	Description	-3	-2/-2L/-2G	-1	Units
Maximum Frequency					
F <sub>MAX_BRAM_WF_NC</sub>	Block RAM (Write first and No change modes) When not in SDP RF mode	601.32	543.77	458.09	MHz
F <sub>MAX_BRAM_RF_PERFORMANCE</sub>	Block RAM (Read first, Performance mode) When in SDP RF mode but no address overlap between port A and port B	601.32	543.77	458.09	MHz
F <sub>MAX_BRAM_RF_DELAYED_WRITE</sub>	Block RAM (Read first, Delayed_write mode) When in SDP RF mode and there is possibility of overlap between port A and port B addresses	528.26	477.33	400.80	MHz
F <sub>MAX_CAS_WF_NC</sub>	Block RAM Cascade (Write first, No change mode) When cascade but not in RF mode	551.27	493.83	408.00	MHz
F <sub>MAX_CAS_RF_PERFORMANCE</sub>	Block RAM Cascade (Read first, Performance mode) When in cascade with RF mode and no possibility of address overlap/one port is disabled	551.27	493.83	408.00	MHz
F <sub>MAX_CAS_RF_DELAYED_WRITE</sub>	When in cascade RF mode and there is a possibility of address overlap between port A and port B	478.24	427.35	350.88	MHz
F <sub>MAX_FIFO</sub>	FIFO in all modes without ECC	601.32	543.77	458.09	MHz
F <sub>MAX_ECC</sub>	Block RAM and FIFO in ECC configuration	484.26	430.85	351.12	MHz

#### Notes:

- 1. The timing report shows all of these parameters as T<sub>RCKO DO</sub>.
- 2. T<sub>RCKO\_DOR</sub> includes T<sub>RCKO\_DOW</sub>, T<sub>RCKO\_DOPR</sub>, and T<sub>RCKO\_DOPW</sub> as well as the B port equivalent timing parameters.
- 3. These parameters also apply to synchronous FIFO with DO\_REG = 0.
- 4. T<sub>RCKO\_DO</sub> includes T<sub>RCKO\_DOP</sub> as well as the B port equivalent timing parameters.
- 5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO\_REG = 1.
- 6. T<sub>RCKO\_FLAGS</sub> includes the following parameters: T<sub>RCKO\_AEMPTY</sub>, T<sub>RCKO\_AFULL</sub>, T<sub>RCKO\_EMPTY</sub>, T<sub>RCKO\_FULL</sub>, T<sub>RCKO\_FULL</sub>, T<sub>RCKO\_RDERR</sub>, T<sub>RCKO\_WRERR</sub>.
- 7. T<sub>RCKO\_POINTERS</sub> includes both T<sub>RCKO\_RDCOUNT</sub> and T<sub>RCKO\_WRCOUNT</sub>.
- 8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
- 9. These parameters include both A and B inputs as well as the parity inputs of A and B.
- 10. T<sub>RCO\_FLAGS</sub> includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
- 11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

# **PLL Switching Characteristics**

# Table 39: PLL Specification

Symbol	Description	S	Speed Grad	e	Units
Symbol	Description	-3	-2/-2L/-2G	-1	Units
PLL_F <sub>INMAX</sub>	Maximum input clock frequency	1066.00	933.00	800.00	MHz
PLL_F <sub>INMIN</sub>	Minimum input clock frequency	19.00	19.00	19.00	MHz
PLL_F <sub>INJITTER</sub>	Maximum input clock period jitter	< 20% c	of clock inpu	t period or	1 ns Max
PLL_F <sub>INDUTY</sub>	Allowable input duty cycle: 19-49 MHz	25	25	25	%
	Allowable input duty cycle: 50—199 MHz	30	30	30	%
	Allowable input duty cycle: 200-399 MHz	35	35	35	%
	Allowable input duty cycle: 400-499 MHz	40	40	40	%
	Allowable input duty cycle: >500 MHz	45	45	45	%
PLL_F <sub>VCOMIN</sub>	Minimum PLL VCO frequency	800.00	800.00	800.00	MHz
PLL_F <sub>VCOMAX</sub>	Maximum PLL VCO frequency	2133.00	1866.00	1600.00	MHz
PLL_F <sub>BANDWIDTH</sub>	Low PLL bandwidth at typical <sup>(1)</sup>	1.00	1.00	1.00	MHz
	High PLL bandwidth at typical <sup>(1)</sup>	4.00	4.00	4.00	MHz
PLL_T <sub>STATPHAOFFSET</sub>	Static phase offset of the PLL outputs <sup>(2)</sup>	0.12	0.12	0.12	ns
PLL_T <sub>OUTJITTER</sub>	PLL output jitter		No	te 3	1
PLL_T <sub>OUTDUTY</sub>	PLL output clock duty cycle precision <sup>(4)</sup>	0.20	0.20	0.20	ns
PLL_T <sub>LOCKMAX</sub>	PLL maximum lock time	100	100	100	μs
PLL_F <sub>OUTMAX</sub>	PLL maximum output frequency	1066.00	933.00	800.00	MHz
PLL_F <sub>OUTMIN</sub>	PLL minimum output frequency <sup>(5)</sup>	6.25	6.25	6.25	MHz
PLL_T <sub>EXTFDVAR</sub>	External clock feedback variation	< 20% c	of clock inpu	t period or	1 ns Max
PLL_RST <sub>MINPULSE</sub>	Minimum reset pulse width	5.00	5.00	5.00	ns
PLL_F <sub>PFDMAX</sub>	Maximum frequency at the phase frequency detector	550.00	500.00	450.00	MHz
PLL_F <sub>PFDMIN</sub>	Minimum frequency at the phase frequency detector	19.00	19.00	19.00	MHz
PLL_T <sub>FBDELAY</sub>	Maximum delay in the feedback path	3 r	ns Max or or	ne CLKIN cy	/cle
Dynamic Reconfiguration Port	(DRP) for PLL Before and After DCLK	1			
T <sub>PLLDCK_DADDR</sub> /T <sub>PLLCKD_DADDR</sub>	DADDR setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T <sub>PLLDCK_DI</sub> /T <sub>PLLCKD_DI</sub>	DI setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T <sub>PLLDCK_DEN</sub> /T <sub>PLLCKD_DEN</sub>	DEN setup/hold	1.76/0.00	1.97/0.00	2.29/0.00	ns, Min
T <sub>PLLDCK_DWE</sub> /T <sub>PLLCKD_DWE</sub>	DWE setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T <sub>PLLCKO_DRDY</sub>	CLK to out of DRDY	0.65	0.72	0.99	ns, Max
F <sub>DCK</sub>	DCLK frequency	200.00	200.00	200.00	MHz, Max

Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.

2. The static offset is measured between any PLL outputs with identical phase.

 Values for this parameter are available in the Clocking Wizard. See <u>http://www.xilinx.com/products/intellectual-property/clocking\_wizard.htm</u>.

4. Includes global clock buffer.

5. Calculated as  $F_{VCO}/128$  assuming output duty cycle is 50%.

# **Device Pin-to-Pin Output Parameter Guidelines**

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

### Table 40: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)

Cumhal	Description	Device	:	Speed Grade	)	Unite
Symbol	Description	Device	-3	-2/-2L/-2G	-1	- Units
SSTL15 Clock-Capa	ble Clock Input to Output Delay using Output Flip-Flo	p, Fast Slew Rate,	without MN	ICM/PLL.		
T <sub>ICKOF</sub>	Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (near clock region)	XC7V585T	5.63	6.20	6.97	ns
		XC7V2000T	N/A	5.66	6.35	ns
		XC7VX330T	5.41	5.97	6.71	ns
		XC7VX415T	5.46	5.96	6.70	ns
		XC7VX485T	5.29	5.84	6.57	ns
		XC7VX550T	5.45	6.02	6.76	ns
		XC7VX690T	5.46	6.02	6.76	ns
		XC7VX980T	N/A	6.12	6.87	ns
		XC7VX1140T	N/A	5.59	6.28	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.

### Table 41: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)

Symbol	Description	Device		Speed Grade	e	Units
Symbol	Description	Device	-3	-2/-2L/-2G	-1	- Units
SSTL15 Clock-Capa	able Clock Input to Output Delay using Output Flip-F	lop, Fast Slew Rate,	without MN	ICM/PLL.		
T <sub>ICKOFFAR</sub>	Clock-capable clock input and OUTFF without MMCM/PLL (far clock region)	XC7V585T	6.81	7.53	8.44	ns
		XC7V2000T	N/A	6.00	6.73	ns
		XC7VX330T	6.31	6.97	7.83	ns
		XC7VX415T	6.36	6.90	7.69	ns
		XC7VX485T	6.20	6.86	7.69	ns
		XC7VX550T	6.66	7.37	8.27	ns
		XC7VX690T	6.69	7.37	8.27	ns
		XC7VX980T	N/A	7.47	8.37	ns
		XC7VX1140T	N/A	5.93	6.65	ns

#### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.

# **Device Pin-to-Pin Input Parameter Guidelines**

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

### Table 45: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD\_DELAY on HR I/O Banks (only)

Cumbal	Description	Device	ę	Speed Grad	e	Units
Symbol	Description	Device	-3	-2/-2L/-2G	-1	Units
Input Setup and H	lold Time Relative to Global Clock Input Signal for SS	TL15 Standard. <sup>(1)</sup>	l.			
T <sub>PSFD</sub> / T <sub>PHFD</sub> Full delay (legacy delay or default delay) Global clock Input and IFF <sup>(2)</sup> without MMCM/PLL	XC7V585T	3.12/-0.37	3.19/-0.37	3.42/-0.37	ns	
	Global clock Input and IFF <sup>(2)</sup> without MMCM/PLL with ZHOLD_DELAY on HR I/O banks	XC7V2000T	N/A	N/A	N/A	ns
		XC7VX330T	2.90/-0.31	2.96/-0.31	3.16/-0.31	ns
		XC7VX415T	N/A	N/A	N/A	ns
		XC7VX485T	N/A	N/A	N/A	ns
		XC7VX550T	N/A	N/A	N/A	ns
		XC7VX690T	N/A	N/A	N/A	ns
		XC7VX980T	N/A	N/A	N/A	ns
		XC7VX1140T	N/A	N/A	N/A	ns

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.

2. IFF = Input Flip-Flop or Latch

### Table 46: Clock-Capable Clock Input Setup and Hold With MMCM

Symbol	Description	Device	9	Speed Grade	9	Units
Symbol	Description			-2/-2L/-2G	-1	Units
Input Setup and H	old Time Relative to Global Clock Input Signal for SST	L15 Standard. <sup>(1</sup>	)(2)			
T <sub>PSMMCMCC</sub> / No delay clock-capable clock input and IFF <sup>(3)</sup> T <sub>PHMMCMCC</sub> MMCM	No delay clock-capable clock input and IFF <sup>(3)</sup> with	XC7V585T	2.71/-0.10	3.00/-0.10	3.33/-0.10	ns
I PHMMCMCC	РНММСМСС ММСМ	XC7V2000T	N/A	2.60/-0.24	2.87/-0.24	ns
		XC7VX330T	2.58/-0.15	2.87/-0.15	3.18/-0.15	ns
		XC7VX415T	2.73/0.01	3.03/0.01	3.36/0.01	ns
		XC7VX485T	2.58/-0.15	2.87/-0.15	3.18/-0.15	ns
		XC7VX550T	2.72/-0.09	3.01/-0.09	3.34/-0.09	ns
		XC7VX690T	2.72/0.01	3.01/0.01	3.34/0.01	ns
		XC7VX980T	N/A	3.01/-0.10	3.36/-0.10	ns
		XC7VX1140T	N/A	2.61/-0.24	2.88/-0.24	ns

#### Notes:

- 1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- 2. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
- 3. IFF = Input Flip-Flop or Latch
- 4. Use IBIS to determine any duty-cycle distortion incurred using various standards.

# Table 47: Clock-Capable Clock Input Setup and Hold With PLL

Symbol	ymbol Description Device	Dovice	9	Speed Grade	peed Grade	
Symbol	Description	Device	-3	-2/-2L/-2G	-1	Units
Input Setup and He	old Time Relative to Clock-Capable Clock Input Signa	al for SSTL15 Sta	ndard. <sup>(1)(2)</sup>			
T <sub>PSPLLCC</sub> / No delay clock-capa T <sub>PHPLLCC</sub> PLL		XC7V585T	3.07/-0.21	3.40/-0.21	3.72/-0.21	ns
I PHPLLCC		XC7V2000T	N/A	2.99/-0.35	3.27/-0.35	ns
		XC7VX330T	2.94/-0.26	3.26/-0.26	3.57/-0.26	ns
		XC7VX415T	3.09/-0.10	3.42/-0.10	3.75/-0.10	ns
		XC7VX485T	2.95/-0.26	3.26/-0.26	3.58/-0.26	ns
		XC7VX550T	3.08/-0.20	3.40/-0.20	3.74/-0.20	ns
		XC7VX690T	3.08/-0.10	3.40/-0.10	3.74/-0.10	ns
		XC7VX980T	N/A	3.39/0.21	3.72/-0.21	ns
		XC7VX1140T	N/A	3.00/-0.35	3.27/-0.35	ns

#### Notes:

- 1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- 2. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.

3. IFF = Input Flip-Flop or Latch

4. Use IBIS to determine any duty-cycle distortion incurred using various standards.

### Table 48: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO

Symbol	Description	Speed Grade			Unito
	Description	-3	-2/-2L/-2G	-1	Units
Input Setup and Ho	old Time Relative to a Forwarded Clock Input Pin Using BUFIO for SS	TL15 Standa	rd.		
T <sub>PSCS</sub> /T <sub>PHCS</sub>	Setup/hold of I/O clock for HR I/O banks	-0.36/1.36	-0.36/1.50	-0.36/1.70	ns
	Setup/hold of I/O clock for HP I/O banks	-0.34/1.39	-0.34/1.53	-0.34/1.73	ns

### Table 49: Sample Window

Symbol	Description	:	Units		
Symbol	Description	-3 -2/-2L/-2G -1	Units		
T <sub>SAMP</sub>	Sampling error at receiver pins <sup>(1)</sup>	0.51	0.56	0.61	ns
T <sub>SAMP_BUFIO</sub>	Sampling error at receiver pins using BUFIO <sup>(2)</sup>	0.30	0.35	0.40	ns

#### Notes:

- 1. This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution
  - These measurements do not include package or clock tree skew.
- This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIO clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

# **Additional Package Parameter Guidelines**

The parameters in this section provide the necessary values for calculating timing budgets for Virtex-7 T and XT FPGA clock transmitter and receiver data-valid windows.

## Table 50: Package Skew

Symbol	Description	Device	Package	Value	Units
T <sub>PKGSKEW</sub>	Package Skew <sup>(1)</sup>	VO7VE9ET	FFG1157	232	ps
		XC7V585T	FFG1761	255	ps
		XC7V2000T	FHG1761	308	ps
		XC7V20001	FLG1925	266	ps
		VC7V/Y220T	FFG1157	170	ps
		XC7VX330T	FFG1761	270	ps
			FFG1157	232         255         308         266         170         270         203         237         183         191         209         274         209         304         217         254         239         217         284         238         254         238         254         238         254         217         284         238         254         217         284         238         254         29         199	ps
		XC7VX415T	FFG1158		ps
			FFG1927		ps
			FFG1157		ps
			FFG1157         1           FFG1158         2           7VX485T         FFG1761         2           FFG1927         2           FFG1930         3	209	ps
		XC7VX485T	FFG1761	232         255         308         266         170         270         203         237         183         191         209         274         209         304         217         254         239         217         284         238         254         238         254         238         254         238         254         238         254         238         254         238         254         238         254         237         242         199         243         271         216	ps
			FFG1927	209	ps
			FFG1930	232 255 308 266 170 270 203 237 183 191 209 274 209 274 209 304 217 254 239 217 254 239 217 254 239 217 284 238 254 238 254 238 254 238 254 287 242 199 243 271 216	ps
		XC7VX550T	FFG1158		ps
		XC7 VX5501	FFG1927		ps
			FFG1157		ps
			FFG1158		ps
		XC7VX690T	FFG1761		ps
		707 070901	FFG1926	238	ps
			FFG1927	254	ps
			FFG1930	232 255 308 266 170 270 203 237 183 191 209 274 209 274 209 274 209 304 217 254 239 217 254 239 217 254 239 217 254 239 217 254 239 217 254 239 217 254 239 217 284 238 254 287 242 287 242 287 242 243 271 216	ps
			FFG1926		ps
		XC7VX980T	FFG1928		ps
			FFG1930		ps
			FLG1926		ps
		XC7VX1140T	FLG1928	216	ps
			FLG1930	279	ps

#### Notes:

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.

2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

Table 55.	and manaceiver melerence clocks	Switching characteristics				
Symbol	Description	Conditions	All           Min           60	II Speed Grades		
Symbol	Description	Conditions	Min	I Speed Gra Typ –	М	
-		-3 speed grade	60	_	7	

# Table 55: GTX Transceiver Reference Clock Switching Characteristics

,	•		Min	Тур	Max	
		-3 speed grade	60	-	700	MHz
F <sub>GCLK</sub> Reference clock frequency range	All other speed grades	60	-	670	MHz	
T <sub>RCLK</sub>	Reference clock rise time	20% - 80%	_	200	-	ps
T <sub>FCLK</sub>	Reference clock fall time	80% – 20%	_	200	-	ps
T <sub>DCREF</sub>	Reference clock duty cycle	Transceiver PLL only	40	50	60	%




Figure 3: Reference Clock Timing Parameters

# Table 56: GTX Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions		All Speed Grades		
	Conditions	Min	Тур	Max	Units	
T <sub>LOCK</sub>	Initial PLL lock		-	-	1	ms
Τ	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data	_	50,000	37 x10 <sup>6</sup>	UI
T <sub>DLOCK</sub>	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.	recovery (CDR) to the data present at the input.	_	50,000	2.3 x10 <sup>6</sup>	UI

Units

# **GTX Transceiver Protocol Jitter Characteristics**

For Table 60 through Table 65, the 7 Series FPGAs GTX/GTH Transceiver User Guide (UG476) contains recommended settings for optimal usage of protocol specific characteristics.

### Table 60: Gigabit Ethernet Protocol Characteristics (GTX Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units		
Gigabit Ethernet Transmitter Jitter Generation						
Total transmitter jitter (T_TJ)	1250	-	0.24	UI		
Gigabit Ethernet Receiver High Frequency Jitter Tolerance						
Total receiver jitter tolerance	1250	0.749	_	UI		

# Table 61: XAUI Protocol Characteristics (GTX Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units	
XAUI Transmitter Jitter Generation					
Total transmitter jitter (T_TJ)	3125	-	0.35	UI	
XAUI Receiver High Frequency Jitter Tolerance					
Total receiver jitter tolerance	3125	0.65	_	UI	

# Table 62: PCI Express Protocol Characteristics (GTX Transceivers)<sup>(1)</sup>

Standard	Description		Line Rate (Mb/s)	Min	Max	Units
PCI Express Transmitter Ji	tter Generation					
PCI Express Gen 1	Total transmitter jitter		2500	_	0.25	UI
PCI Express Gen 2	Total transmitter jitter		5000	-	0.25	UI
PCI Express Gen 3 <sup>(2)</sup>	Total transmitter jitter unco	orrelated	8000 - 31.25		ps	
	Deterministic transmitter j	Deterministic transmitter jitter uncorrelated		-	12	ps
PCI Express Receiver High	PCI Express Receiver High Frequency Jitter Tolerance					
PCI Express Gen 1	Total receiver jitter toleran	ice	2500	0.65	_	UI
PCI Express Gen 2 <sup>(3)</sup>	Receiver inherent timing e	error	5000	0.40	-	UI
POI Express Gen 214	Receiver inherent determine	inistic timing error	5000	0.30	_	UI
		0.03 MHz-1.0 MHz		1.00	-	UI
PCI Express Gen 3 <sup>(2)</sup>	Receiver sinusoidal jitter tolerance	1.0 MHz–10 MHz	8000	Note 4	_	UI
		10 MHz–100 MHz		0.10	_	UI

Notes:

1. Tested per card electromechanical (CEM) methodology.

2. PCI-SIG 3.0 certification and compliance test boards are currently not available.

3. Using common REFCLK.

4. Between 1 MHz and 10 MHz the minimum sinusoidal jitter roll-off with a slope of 20dB/decade.

# Table 63: CEI-6G and CEI-11G Protocol Characteristics (GTX Transceivers)

Description	Line Rate (Mb/s)	Interface	Min	Max	Units			
CEI-6G Transmitter Jitter Gene	CEI-6G Transmitter Jitter Generation							
Total transmitter jitter <sup>(1)</sup>	4976-6375	CEI-6G-SR	_	0.3	UI			
	4970-0375	CEI-6G-LR	_	0.3	UI			
CEI-6G Receiver High Frequen	cy Jitter Tolerance			•	•			
Total receiver jitter tolerance <sup>(1)</sup>	4076 6975	CEI-6G-SR	0.6	-	UI			
	4976–6375	CEI-6G-LR	0.95	-	UI			
CEI-11G Transmitter Jitter Gen	eration		i					
Total transmitter jitter <sup>(2)</sup>	9950-11100	CEI-11G-SR	_	0.3	UI			
	9950-11100	CEI-11G-LR/MR	_	0.3	UI			
CEI-11G Receiver High Freque	CEI-11G Receiver High Frequency Jitter Tolerance							
		CEI-11G-SR	0.65	-	UI			
Total receiver jitter tolerance <sup>(2)</sup>	9950–11100	CEI-11G-MR	0.65	-	UI			
		CEI-11G-LR	0.825	-	UI			

#### Notes:

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.

2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

# Table 64: SFP+ Protocol Characteristics (GTX Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
SFP+ Transmitter Jitter Generation				
	9830.40 <sup>(1)</sup>			
	9953.00			
Total transmitter jitter	10312.50	_	0.28	UI
	10518.75			
	11100.00			
SFP+ Receiver Frequency Jitter Tolerance	9	U	1	1
	9830.40 <sup>(1)</sup>			
	9953.00			
Total receiver jitter tolerance	10312.50	0.7	-	UI
	10518.75			
	11100.00			

### Notes:

1. Line rated used for CPRI over SFP+ applications.

www.xilinx.com

Symbol	Description	Condition	Min	Тур	Max	Units
TJ <sub>8.0_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	8.0 Gb/s	-	-	0.32	UI
DJ <sub>8.0_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>	0.0 GD/S	-	-	0.17	UI
TJ <sub>6.6_QPLL</sub>	Total jitter <sup>(2)(4)</sup>	6.6 Gb/s	-	-	0.28	UI
DJ <sub>6.6_QPLL</sub>	Deterministic jitter <sup>(2)(4)</sup>	0.0 Gb/S	-	-	0.17	UI
TJ <sub>6.6_CPLL</sub>	Total jitter <sup>(3)(4)</sup>	6.6 Gb/s	-	-	0.30	UI
DJ <sub>6.6_CPLL</sub>	Deterministic jitter <sup>(3)(4)</sup>	0.0 Gb/S	-	-	0.15	UI
TJ <sub>5.0</sub>	Total jitter <sup>(3)(4)</sup>	5.0 Gb/s	-	-	0.30	UI
DJ <sub>5.0</sub>	Deterministic jitter <sup>(3)(4)</sup>	5.0 Gb/S	-	-	0.15	UI
TJ <sub>4.25</sub>	Total jitter <sup>(3)(4)</sup>	4.25 Gb/s	-	-	0.30	UI
DJ <sub>4.25</sub>	Deterministic jitter <sup>(3)(4)</sup>	4.25 Gb/S	-	-	0.15	UI
TJ <sub>3.75</sub>	Total jitter <sup>(3)(4)</sup>	3.75 Gb/s	-	-	0.30	UI
DJ <sub>3.75</sub>	Deterministic jitter <sup>(3)(4)</sup>	3.75 Gb/S	-	-	0.15	UI
TJ <sub>3.20</sub>	Total jitter <sup>(3)(4)</sup>	3.20 Gb/s <sup>(5)</sup>	-	-	0.2	UI
DJ <sub>3.20</sub>	Deterministic jitter <sup>(3)(4)</sup>	3.20 GD/S(*)	-	-	0.1	UI
TJ <sub>3.20L</sub>	Total jitter <sup>(3)(4)</sup>	3.20 Gb/s <sup>(6)</sup>	-	-	0.32	UI
DJ <sub>3.20L</sub>	Deterministic jitter <sup>(3)(4)</sup>	3.20 GD/S(*/	-	-	0.16	UI
TJ <sub>2.5</sub>	Total jitter <sup>(3)(4)</sup>	2.5 Gb/s <sup>(7)</sup>	_	-	0.20	UI
DJ <sub>2.5</sub>	Deterministic jitter <sup>(3)(4)</sup>	2.5 GD/S(*)	-	-	0.08	UI
TJ <sub>1.25</sub>	Total jitter <sup>(3)(4)</sup>	1.25 Gb/s <sup>(8)</sup>	-	-	0.15	UI
DJ <sub>1.25</sub>	Deterministic jitter <sup>(3)(4)</sup>	1.20 GD/S(0)	-	-	0.06	UI
TJ <sub>500</sub>	Total jitter <sup>(3)(4)</sup>	500 Mb/s	-	-	0.1	UI
DJ <sub>500</sub>	Deterministic jitter <sup>(3)(4)</sup>		-	-	0.03	UI

Table 73: GTH Transceiver Transmitter	Switching Characteristics (Cont'd)
---------------------------------------	------------------------------------

#### Notes:

1. Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTH Quads).

2. Using QPLL\_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.

- 3. Using CPLL\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- 4. All jitter values are based on a bit-error ratio of 1e<sup>-12</sup>.
- 5. CPLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
- 6. CPLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
- 7. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
- 8. CPLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

# Table 78: CEI-6G and CEI-11G Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Interface	Min	Max	Units			
CEI-6G Transmitter Jitter Gene	CEI-6G Transmitter Jitter Generation							
Total transmitter jitter <sup>(1)</sup>	4976-6375	CEI-6G-SR	_	0.3	UI			
	4970-0375	CEI-6G-LR	_	0.3	UI			
CEI-6G Receiver High Frequen	cy Jitter Tolerance			•	•			
Total receiver jitter tolerance <sup>(1)</sup>	4076 6975	CEI-6G-SR	0.6	-	UI			
	4976–6375	CEI-6G-LR	0.95	-	UI			
CEI-11G Transmitter Jitter Gen	eration		i					
Total transmitter jitter <sup>(2)</sup>	9950-11100	CEI-11G-SR	_	0.3	UI			
	9950-11100	CEI-11G-LR/MR	_	0.3	UI			
CEI-11G Receiver High Freque	CEI-11G Receiver High Frequency Jitter Tolerance							
		CEI-11G-SR	0.65	-	UI			
Total receiver jitter tolerance <sup>(2)</sup>	9950–11100	CEI-11G-MR	0.65	-	UI			
		CEI-11G-LR	0.825	-	UI			

#### Notes:

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.

2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

# Table 79: SFP+ Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
SFP+ Transmitter Jitter Generation				
	9830.40 <sup>(1)</sup>			
	9953.00			
Total transmitter jitter	10312.50	_	0.28	UI
	10518.75			
	11100.00			
SFP+ Receiver Frequency Jitter Tolerance	)	U		1
	9830.40 <sup>(1)</sup>			
	9953.00			
Total receiver jitter tolerance	10312.50	0.7	-	UI
	10518.75			
	11100.00			

### Notes:

1. Line rated used for CPRI over SFP+ applications.

www.xilinx.com

Date	Version	Description
08/03/2012	1.5	Updated the descriptions, changed $V_{IN}$ and Note 2 and added Note 4 in Table 1. In Table 2, changed descriptions and notes, removed Note 7, changed GTX transceiver parameters and values and added Note 12 and Note 13. Updated parameters in Table 3. Added Table 4 and Table 5. Updated the values for in Table 7. Updated LVCMOS12 and the SSTLs in Table 9. Updated many of the specifications in Table 10 and Table 11. Updated the AC Switching Characteristics section, based upon Table 14, for the ISE 14.2 speed specifications throughout the document with appropriate changes to Table 15 and Table 16 including production release of the XC7VX485T in the -2 and -1 speed designations. Added notes and specifications to Table 18. Updated the IOB Pad Input/Output/3-State discussion and changed Table 21 by adding T <sub>IOIBUFDISABLE</sub> . Removed many of the combinatorial delay specifications and T <sub>CINCK</sub> /T <sub>CKCIN</sub> from Table 28. Rearranged Table 51 including moving some parameters to Table 1. Added Table 56. Updated Table 57. In Table 59, updated SJ Jitter Tolerance with Stressed Eye section, page 48 and Note 8. Added Note 1, Note 2, and Note 3 to Table 62. Added Note 1 and Note 2 to Table 63, and line rate
		ranges. Updated Table 64 including adding Note 1. Updated Table 65 including adding Note 1. In Table 82 updated Note 1 and added Note 4. In Table 83, updated T <sub>POR</sub> and F <sub>EMCCK</sub> .
09/20/2012	1.6	Removed the XC7V1500T device from data sheet. In Table 2, revised $V_{CCINT}$ and $V_{CCBRAM}$ and added Note 3. Updated some of the values in Table 7. Revised Table 15 and Table 16 to include production release of the XC7V585T in the -2 and -1 speed designations. Added values for the XC7V585T in Table 50. Updated Note 2 in Table 58.
09/26/2012	1.7	Revised Table 15 and Table 16 to include production release of the XC7VX485T in the -3 speed designation.
10/19/2012	1.8	Revised Table 15 and Table 16 to include production release of the XC7VX485T in the -2L (1.0V) speed designation. Removed -2L (0.9V) speed specifications from data sheet, this change includes edits to $V_{CCINT}$ and $V_{CCBRAM}$ in Table 2, editing Note 1 and removing Note 2 in Table 53. Also in Table 53, updated the $F_{GTXMAX}$ , $F_{GTXQRANGE1}$ , and $F_{GQPLLRANGE1}$ specification for -1 speed grade from 6.6 Gb/s to 8.0 Gb/s. Edited Note 4 in Table 57 and Note 3 in Table 72.
12/12/2012	1.9	Updated the AC Switching Characteristics section, based upon Table 14, for the ISE 14.3 speed specifications throughout the document. Revised Table 15 and Table 16 to include production release of the XC7V585T in the -3 and -2L(1.0V) speed designations. Updated the notes in Table 50. Updated GTH Transceiver Specifications including removal of GTH Transceiver DC Characteristics section (use the XPE (download at http://www.xilinx.com/power). Updated Table 68 and added Table 71, Table 73, and Table 74. Removed Note 4 from Table 82.
12/24/2012	1.10	Updated the AC Switching Characteristics section, based upon Table 14, for the ISE 14.4 and Vivado 2012.4 speed specifications throughout the document. Revised the XC7V2000T in the -1 and -2 speed designations Table 15 to preliminary. Added the GTH Transceiver Protocol Jitter Characteristics section. Updated T <sub>TCKTDO</sub> and added Internal Configuration Access Port section to Table 83.
01/31/2013	1.11	Added Note 2 to Table 2. Revised Table 15 and Table 16 to include production release of the XC7V2000T in the -1 and -2 speed specifications. Updated Note 1 in Table 35. Updated the notes in Table 37, Table 40 through Table 43, Table 46, and Table 47. In Table 66, updated $D_{VPPIN}$ . In Table 67, updated $V_{IDIFF}$ Removed $T_{LOCK}$ and $T_{PHASE}$ from Table 70. Updated $T_{DLOCK}$ in Table 71.
03/07/2013	1.12	Updated the AC Switching Characteristics section, based upon Table 14, for the ISE 14.5 and Vivado 2013.1 speed specifications throughout the document. Revised Table 15 and Table 16 to include production release of the XC7VX690T. Revised D <sub>VPPOUT</sub> in Table 66. Updated values in Table 67 and Table 74. Removed Note 1 from Table 68. Updated MMCM_F <sub>PFDMAX</sub> in Table 38 and PLL_F <sub>PFDMAX</sub> in Table 39. Added skew values to Table 50.

www.xilinx.com