

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 54150 |
| Number of Logic Elements/Cells | 693120 |
| Total RAM Bits | 54190080 |
| Number of I/O | 720 |
| Number of Gates | - |
| Voltage - Supply | 0.97V ~ 1.03V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 1924-BBGA, FCBGA |
| Supplier Device Package | 1926-FCBGA (45x45) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc7vx690t-1ffg1926i |

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾ (Cont'd)

| Symbol | Description | Min | Typ | Max | Units |
|--|---|------|------|------|-------|
| GTX and GTH Transceivers | | | | | |
| V _{MGTAVCC} ⁽¹¹⁾ | Analog supply voltage for the GTX/GTH transceiver QPLL frequency range $\leq 10.3125 \text{ GHz}$ ⁽¹²⁾⁽¹³⁾ | 0.97 | 1.0 | 1.08 | V |
| | Analog supply voltage for the GTX/GTH transceiver QPLL frequency range $> 10.3125 \text{ GHz}$ | 1.02 | 1.05 | 1.08 | V |
| V _{MGTAVTT} ⁽¹¹⁾ | Analog supply voltage for the GTX/GTH transmitter and receiver termination circuits | 1.17 | 1.2 | 1.23 | V |
| V _{MGTVCXAUX} ⁽¹¹⁾ | Auxiliary analog Quad PLL (QPLL) voltage supply for the transceivers | 1.75 | 1.80 | 1.85 | V |
| V _{MGTAVTTRCAL} ⁽¹¹⁾ | Analog supply voltage for the resistor calibration circuit of the GTX/GTH transceiver column | 1.17 | 1.2 | 1.23 | V |
| XADC | | | | | |
| V _{CCADC} | XADC supply relative to GNDADC | 1.71 | 1.80 | 1.89 | V |
| V _{REFP} | Externally supplied reference voltage | 1.20 | 1.25 | 1.30 | V |
| Temperature | | | | | |
| T _j | Junction temperature operating range for commercial (C) temperature devices | 0 | – | 85 | °C |
| | Junction temperature operating range for extended (E) temperature devices | 0 | – | 100 | °C |
| | Junction temperature operating range for industrial (I) temperature devices | –40 | – | 100 | °C |

Notes:

1. All voltages are relative to ground.
2. For the design of the power distribution system, consult the *7 Series FPGAs PCB Design and Pin Planning Guide* ([UG483](#)).
3. V_{CCINT} and V_{CCBRAM} should be connected to the same supply.
4. For more information on the VID bit see the *Lowering Power using the Voltage Identification Bit* application note ([XAPP555](#)).
5. Configuration data is retained even if V_{CCO} drops to 0V.
6. Includes V_{CCO} of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
7. The lower absolute voltage specification always applies.
8. See [Table 10](#) for TMDS_33 specifications.
9. A total of 200 mA per bank should not be exceeded.
10. V_{CCBATT} is required only when using bitstream encryption. If battery is not used, connect V_{CCBATT} to either ground or V_{CCAUX}.
11. Each voltage listed requires the filter circuit described in the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)).
12. For data rates $\leq 10.3125 \text{ Gb/s}$, V_{MGTAVCC} should be 1.0V $\pm 3\%$ for lower power consumption.
13. For lower power consumption, V_{MGTAVCC} should be 1.0V $\pm 3\%$ over the entire CPLL frequency range.

Table 3: DC Characteristics Over Recommended Operating Conditions

| Symbol | Description | Min | Typ ⁽¹⁾ | Max | Units |
|--------------------------------|--|------|--------------------|-----|-------|
| V _{DRINT} | Data retention V _{CCINT} voltage (below which configuration data might be lost) | 0.75 | – | – | V |
| V _{DRI} | Data retention V _{CCAUX} voltage (below which configuration data might be lost) | 1.5 | – | – | V |
| I _{REF} | V _{REF} leakage current per pin | – | – | 15 | μA |
| I _L | Input or output leakage current per pin (sample-tested) | – | – | 15 | μA |
| C _{IN} ⁽²⁾ | Die input capacitance at the pad | – | – | 8 | pF |
| I _{RPU} | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 3.3V | 90 | – | 330 | μA |
| | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 2.5V | 68 | – | 250 | μA |
| | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.8V | 34 | – | 220 | μA |
| | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.5V | 23 | – | 150 | μA |
| | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.2V | 12 | – | 120 | μA |

Table 5: V_{IN} Maximum Allowed AC Voltage Overshoot and Undershoot for 1.8V HP I/O Banks⁽¹⁾⁽²⁾

| AC Voltage Overshoot | % of UI @-40°C to 100°C | AC Voltage Undershoot | % of UI @-40°C to 100°C |
|----------------------|-------------------------|-----------------------|-------------------------|
| $V_{CCO} + 0.55$ | 100 | -0.55 | 100 |
| $V_{CCO} + 0.60$ | 50.0 | -0.60 | 50.0 |
| $V_{CCO} + 0.65$ | 50.0 | -0.65 | 50.0 |
| $V_{CCO} + 0.70$ | 47.0 | -0.70 | 50.0 |
| $V_{CCO} + 0.75$ | 21.2 | -0.75 | 50.0 |
| $V_{CCO} + 0.80$ | 9.71 | -0.80 | 50.0 |
| $V_{CCO} + 0.85$ | 4.51 | -0.85 | 28.4 |
| $V_{CCO} + 0.90$ | 2.12 | -0.90 | 12.7 |
| $V_{CCO} + 0.95$ | 1.01 | -0.95 | 5.79 |

Notes:

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20 μ s.

Table 6: Typical Quiescent Supply Current

| Symbol | Description | Device | Speed Grade | | | Units |
|---------------------|--------------------------------------|------------|-------------|------------|------|-------|
| | | | -3 | -2/-2L/-2G | -1 | |
| I _{CCINTQ} | Quiescent V_{CCINT} supply current | XC7V585T | 1483 | 1483 | 1483 | mA |
| | | XC7V2000T | N/A | 3756 | 3756 | mA |
| | | XC7VX330T | 1012 | 1012 | 1012 | mA |
| | | XC7VX415T | 1324 | 1324 | 1324 | mA |
| | | XC7VX485T | 1578 | 1578 | 1578 | mA |
| | | XC7VX550T | 2214 | 2214 | 2214 | mA |
| | | XC7VX690T | 2214 | 2214 | 2214 | mA |
| | | XC7VX980T | N/A | 2580 | 2580 | mA |
| | | XC7VX1140T | N/A | 3448 | 3448 | mA |
| I _{CCOQ} | Quiescent V_{CCO} supply current | XC7V585T | 1 | 1 | 1 | mA |
| | | XC7V2000T | N/A | 1 | 1 | mA |
| | | XC7VX330T | 1 | 1 | 1 | mA |
| | | XC7VX415T | 1 | 1 | 1 | mA |
| | | XC7VX485T | 1 | 1 | 1 | mA |
| | | XC7VX550T | 1 | 1 | 1 | mA |
| | | XC7VX690T | 1 | 1 | 1 | mA |
| | | XC7VX980T | N/A | 1 | 1 | mA |
| | | XC7VX1140T | N/A | 1 | 1 | mA |

Table 6: Typical Quiescent Supply Current (Cont'd)

| Symbol | Description | Device | Speed Grade | | | Units |
|------------------------|--|------------|-------------|------------|-----|-------|
| | | | -3 | -2/-2L/-2G | -1 | |
| I _{CCAUQ} | Quiescent V _{CCAU} supply current | XC7V585T | 114 | 114 | 114 | mA |
| | | XC7V2000T | N/A | 315 | 315 | mA |
| | | XC7VX330T | 73 | 73 | 73 | mA |
| | | XC7VX415T | 88 | 88 | 88 | mA |
| | | XC7VX485T | 104 | 104 | 104 | mA |
| | | XC7VX550T | 147 | 147 | 147 | mA |
| | | XC7VX690T | 147 | 147 | 147 | mA |
| | | XC7VX980T | N/A | 183 | 183 | mA |
| | | XC7VX1140T | N/A | 250 | 250 | mA |
| I _{CCAUQ_IOQ} | Quiescent V _{CCAUQ_IO} supply current | XC7V585T | 2 | 2 | 2 | mA |
| | | XC7V2000T | N/A | 2 | 2 | mA |
| | | XC7VX330T | 2 | 2 | 2 | mA |
| | | XC7VX415T | 2 | 2 | 2 | mA |
| | | XC7VX485T | 2 | 2 | 2 | mA |
| | | XC7VX550T | 2 | 2 | 2 | mA |
| | | XC7VX690T | 2 | 2 | 2 | mA |
| | | XC7VX980T | N/A | 2 | 2 | mA |
| | | XC7VX1140T | N/A | 2 | 2 | mA |
| I _{CCBRAMQ} | Quiescent V _{CCBRAM} supply current | XC7V585T | 34 | 34 | 34 | mA |
| | | XC7V2000T | N/A | 56 | 56 | mA |
| | | XC7VX330T | 32 | 32 | 32 | mA |
| | | XC7VX415T | 38 | 38 | 38 | mA |
| | | XC7VX485T | 44 | 44 | 44 | mA |
| | | XC7VX550T | 63 | 63 | 63 | mA |
| | | XC7VX690T | 63 | 63 | 63 | mA |
| | | XC7VX980T | N/A | 65 | 65 | mA |
| | | XC7VX1140T | N/A | 81 | 81 | mA |

Notes:

1. Typical values are specified at nominal voltage, 85°C junction temperatures (T_j) with single-ended SelectIO resources.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified.

Power-On/Off Power Supply Sequencing

The recommended power-on sequence is V_{CCINT} , V_{CCBRAM} , V_{CCAUX} , V_{CCAUX_IO} , and V_{CCO} to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If V_{CCINT} and V_{CCBRAM} have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If V_{CCAUX} , V_{CCAUX_IO} , and V_{CCO} have the same recommended voltage levels then they can be powered by the same supply and ramped simultaneously.

For V_{CCO} voltages of 3.3V in HR I/O banks and configuration bank 0:

- The voltage difference between V_{CCO} and V_{CCAUX} must not exceed 2.625V for longer than $T_{VCCO2VCCAUX}$ for each power-on/off cycle to maintain device reliability levels.
- The $T_{VCCO2VCCAUX}$ time can be allocated in any percentage between the power-on and power-off ramps.

The recommended power-on sequence to achieve minimum current draw for the GTX/GTH transceivers is V_{CCINT} , $V_{MGTAVCC}$, $V_{MGTAVTT}$ OR $V_{MGTAVCC}$, V_{CCINT} , $V_{MGTAVTT}$. There is no recommended sequencing for $V_{MGTAVCAUX}$. Both $V_{MGTAVCC}$ and V_{CCINT} can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from $V_{MGTAVTT}$ can be higher than specifications during power-up and power-down.

- When $V_{MGTAVTT}$ is powered before $V_{MGTAVCC}$ and $V_{MGTAVTT} - V_{MGTAVCC} > 150$ mV and $V_{MGTAVCC} < 0.7$ V, the $V_{MGTAVTT}$ current draw can increase by 460 mA per transceiver during $V_{MGTAVCC}$ ramp up. The duration of the current draw can be up to $0.3 \times T_{MGTAVCC}$ (ramp time from GND to 90% of $V_{MGTAVCC}$). The reverse is true for power-down.
- When $V_{MGTAVTT}$ is powered before V_{CCINT} and $V_{MGTAVTT} - V_{CCINT} > 150$ mV and $V_{CCINT} < 0.7$ V, the $V_{MGTAVTT}$ current draw can increase by 50 mA per transceiver during V_{CCINT} ramp up. The duration of the current draw can be up to $0.3 \times T_{VCCINT}$ (ramp time from GND to 90% of V_{CCINT}). The reverse is true for power-down.

LVDS DC Specifications (LVDS_25)

The LVDS standard is available in the HR I/O banks.

Table 12: LVDS_25 DC Specifications⁽¹⁾

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|-------------|--|---|-------|-------|-------|-------|
| V_{CCO} | Supply voltage | | 2.375 | 2.500 | 2.625 | V |
| V_{OH} | Output High voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | – | – | 1.675 | V |
| V_{OL} | Output Low voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 0.700 | – | – | V |
| V_{ODIFF} | Differential output voltage ($Q - \bar{Q}$), Q = High ($Q - Q$), \bar{Q} = High | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 247 | 350 | 600 | mV |
| V_{OCM} | Output common-mode voltage | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 1.000 | 1.250 | 1.425 | V |
| V_{IDIFF} | Differential input voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | | 100 | 350 | 600 | mV |
| V_{ICM} | Input common-mode voltage | | 0.300 | 1.200 | 1.425 | V |

Notes:

1. Differential inputs for LVDS_25 can be placed in banks with V_{CCO} levels that are different from the required level for outputs. Consult the 7 Series FPGAs SelectIO Resources User Guide ([UG471](#)) for more information.

LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks.

Table 13: LVDS DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|-------------|--|---|-------|-------|-------|-------|
| V_{CCO} | Supply voltage | | 1.710 | 1.800 | 1.890 | V |
| V_{OH} | Output High voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | – | – | 1.675 | V |
| V_{OL} | Output Low voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 0.825 | – | – | V |
| V_{ODIFF} | Differential output voltage ($Q - \bar{Q}$), Q = High ($Q - Q$), \bar{Q} = High | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 247 | 350 | 600 | mV |
| V_{OCM} | Output common-mode voltage | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 1.000 | 1.250 | 1.425 | V |
| V_{IDIFF} | Differential input voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | Common-mode input voltage = 1.25V | 100 | 350 | 600 | mV |
| V_{ICM} | Input common-mode voltage | Differential input voltage = ±350 mV | 0.300 | 1.200 | 1.425 | V |

Notes:

1. Differential inputs for LVDS can be placed in banks with V_{CCO} levels that are different from the required level for outputs. Consult the 7 Series FPGAs SelectIO Resources User Guide ([UG471](#)) for more information.

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the ISE® Design Suite 14.5 and Vivado® Design Suite 2013.1 as outlined in [Table 14](#).

Table 14: Virtex-7 T and XT FPGA Speed Specification Version By Device/Speed Grade

| Version In: | | Typical V _{CCINT} | Device |
|-------------|---------------|-----------------------------|---|
| ISE 14.5 | Vivado 2013.1 | (Table 2) | |
| 1.09 | 1.09 | 1.0V | XC7V585T, XC7VX485T |
| N/A | 1.08 | 1.0V | XC7V2000T |
| 1.08 | 1.08 | 1.0V | XC7VX330T, XC7VX415T, XC7VX550T, XC7VX690T, XC7VX980T |
| N/A | 1.08 | 1.0V | XC7VX1140T |

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-7 T and XT FPGAs.

Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 15](#) correlates the current status of each Virtex-7 T and XT device on a per speed grade basis.

[Table 15: Virtex-7 T and XT Device Speed Grade Designations](#)

| Device | Speed Grade Designations | | |
|------------|--------------------------|-------------|-----------------|
| | Advance | Preliminary | Production |
| XC7V585T | | | -3, -2, -2L, -1 |
| XC7V2000T | -2L, -2G | | -2, -1 |
| XC7VX330T | | | -3, -2, -2L, -1 |
| XC7VX415T | | | -3, -2, -2L, -1 |
| XC7VX485T | | | -3, -2, -2L, -1 |
| XC7VX550T | | | -3, -2, -2L, -1 |
| XC7VX690T | | | -3, -2, -2L, -1 |
| XC7VX980T | -2, -2L, -1 | | |
| XC7VX1140T | -2, -2L, -2G, -1 | | |

Production Silicon and Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 16](#) lists the production released Virtex-7 T and XT device, speed grade, and the minimum corresponding supported speed specification version and software revisions. The software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

[Table 16: Virtex-7 T and XT Device Production Software and Speed Specification Release](#)

| Device | Speed Grade Designations | | | | |
|------------|---------------------------------------|-----|---------------------------------------|-----|---------------------|
| | -3 | -2G | -2 | -2L | -1 |
| XC7V585T | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 | N/A | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 | | |
| XC7V2000T | N/A | | Vivado 2012.4 v1.07 | | Vivado 2012.4 v1.07 |
| XC7VX330T | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | N/A | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | | |
| XC7VX415T | | N/A | | | |
| XC7VX485T | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 | N/A | Vivado 2012.4 v1.08 or ISE 14.2 v1.06 | | |
| XC7VX550T | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | N/A | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | | |
| XC7VX690T | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | N/A | Vivado 2013.1 v1.08 or ISE 14.5 v1.08 | | |
| XC7VX980T | N/A | N/A | | | |
| XC7VX1140T | N/A | | | | |

Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.

Table 18: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface Generator⁽¹⁾⁽²⁾

| Memory Standard | I/O Bank Type | V _{CCAUX_IO} | Speed Grade | | | Units |
|-------------------------------|---------------|-----------------------|-------------|------------|------|-------|
| | | | -3 | -2/-2L/-2G | -1 | |
| 4:1 Memory Controllers | | | | | | |
| DDR3 | HP | 2.0V | 1866 | 1866 | 1600 | Mb/s |
| | HP | 1.8V | 1600 | 1333 | 1066 | Mb/s |
| | HR | N/A | 1066 | 1066 | 800 | Mb/s |
| DDR3L | HP | 2.0V | 1600 | 1600 | 1333 | Mb/s |
| | HP | 1.8V | 1333 | 1066 | 800 | Mb/s |
| | HR | N/A | 800 | 800 | 667 | Mb/s |
| DDR2 | HP | 2.0V | 800 | 800 | 800 | Mb/s |
| | HP | 1.8V | 800 | 800 | 800 | Mb/s |
| | HR | N/A | 800 | 800 | 800 | Mb/s |
| RLDRAM III | HP | 2.0V | 800 | 667 | 667 | MHz |
| | HP | 1.8V | 550 | 500 | 450 | MHz |
| | HR | N/A | | | N/A | |
| 2:1 Memory Controllers | | | | | | |
| DDR3 | HP | 2.0V | 1066 | 1066 | 800 | Mb/s |
| | HP | 1.8V | 1066 | 1066 | 800 | Mb/s |
| | HR | N/A | 1066 | 1066 | 800 | Mb/s |
| DDR3L | HP | 2.0V | 1066 | 1066 | 800 | Mb/s |
| | HP | 1.8V | 1066 | 1066 | 800 | Mb/s |
| | HR | N/A | 800 | 800 | 667 | Mb/s |
| DDR2 | HP | 2.0V | 800 | 800 | 800 | Mb/s |
| | HP | 1.8V | | | | |
| | HR | N/A | | | | |
| QDR II+ ⁽³⁾ | HP | 2.0V | 550 | 500 | 450 | MHz |
| | HP | 1.8V | | | | |
| | HR | N/A | | | | |
| RLDRAM II | HP | 2.0V | 533 | 500 | 450 | MHz |
| | HP | 1.8V | | | | |
| | HR | N/A | | | | |
| LPDDR2 | HP | 2.0V | 667 | 667 | 667 | Mb/s |
| | HP | 1.8V | 667 | 667 | 667 | Mb/s |
| | HR | N/A | 667 | 667 | 667 | Mb/s |

Notes:

1. V_{REF} tracking is required. For more information, see the 7 Series FPGAs Memory Interface Solutions User Guide ([UG586](#)).
2. When using the internal V_{REF} the maximum data rate is 800 Mb/s (400 MHz).
3. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

IOB Pad Input/Output/3-State

Table 19 (3.3V high-range IOB (HR)) and **Table 20** (1.8V high-performance IOB (HP)) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- T_{IOPI} is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- T_{IOOP} is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- T_{IOTP} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HP I/O banks, the internal DCI termination turn-on time is always faster than T_{IOTP} when the DCITERMDISABLE pin is used. In HR I/O banks, the IN_TERM termination turn-on time is always faster than T_{IOTP} when the INTERMDISABLE pin is used.

Table 19: 3.3V IOB High Range (HR) Switching Characteristics

| I/O Standard | T_{IOPI} | | | T_{IOOP} | | | T_{IOTP} | | | Units | |
|---|-------------|------------|------|-------------|------------|------|-------------|------------|------|-------|--|
| | Speed Grade | | | Speed Grade | | | Speed Grade | | | | |
| | -3 | -2/-2L/-2G | -1 | -3 | -2/-2L/-2G | -1 | -3 | -2/-2L/-2G | -1 | | |
| LVTTL_S4 | 1.31 | 1.42 | 1.64 | 3.77 | 3.90 | 4.00 | 4.53 | 4.76 | 4.99 | ns | |
| LVTTL_S8 | 1.31 | 1.42 | 1.64 | 3.50 | 3.64 | 3.73 | 4.26 | 4.50 | 4.72 | ns | |
| LVTTL_S12 | 1.31 | 1.42 | 1.64 | 3.49 | 3.62 | 3.72 | 4.25 | 4.48 | 4.71 | ns | |
| LVTTL_S16 | 1.31 | 1.42 | 1.64 | 3.03 | 3.17 | 3.26 | 3.79 | 4.03 | 4.25 | ns | |
| LVTTL_S24 | 1.31 | 1.42 | 1.64 | 3.25 | 3.39 | 3.48 | 4.01 | 4.25 | 4.47 | ns | |
| LVTTL_F4 | 1.31 | 1.42 | 1.64 | 3.22 | 3.36 | 3.45 | 3.98 | 4.22 | 4.44 | ns | |
| LVTTL_F8 | 1.31 | 1.42 | 1.64 | 2.71 | 2.84 | 2.93 | 3.47 | 3.70 | 3.92 | ns | |
| LVTTL_F12 | 1.31 | 1.42 | 1.64 | 2.69 | 2.82 | 2.92 | 3.45 | 3.68 | 3.91 | ns | |
| LVTTL_F16 | 1.31 | 1.42 | 1.64 | 2.57 | 2.85 | 3.15 | 3.33 | 3.71 | 4.14 | ns | |
| LVTTL_F24 | 1.31 | 1.42 | 1.64 | 2.41 | 2.64 | 2.89 | 3.17 | 3.50 | 3.88 | ns | |
| LVDS_25 ⁽¹⁾ | 0.64 | 0.68 | 0.80 | 1.36 | 1.47 | 1.55 | 2.12 | 2.33 | 2.54 | ns | |
| MINI_LVDS_25 | 0.68 | 0.70 | 0.79 | 1.36 | 1.47 | 1.55 | 2.12 | 2.33 | 2.54 | ns | |
| BLVDS_25 ⁽¹⁾ | 0.65 | 0.69 | 0.80 | 1.83 | 2.02 | 2.20 | 2.59 | 2.88 | 3.19 | ns | |
| RSDS_25 (point to point) ⁽¹⁾ | 0.63 | 0.68 | 0.79 | 1.36 | 1.48 | 1.55 | 2.12 | 2.34 | 2.54 | ns | |
| PPDS_25 ⁽¹⁾ | 0.65 | 0.69 | 0.80 | 1.36 | 1.49 | 1.58 | 2.12 | 2.35 | 2.57 | ns | |
| TMDS_33 ⁽¹⁾ | 0.72 | 0.76 | 0.86 | 1.43 | 1.54 | 1.60 | 2.19 | 2.40 | 2.59 | ns | |
| PCI33_3 ⁽¹⁾ | 1.28 | 1.41 | 1.65 | 2.71 | 3.08 | 3.52 | 3.47 | 3.94 | 4.51 | ns | |
| HSUL_12 | 0.63 | 0.64 | 0.71 | 1.77 | 1.90 | 2.00 | 2.53 | 2.76 | 2.99 | ns | |
| DIFF_HSUL_12 | 0.58 | 0.61 | 0.70 | 1.55 | 1.68 | 1.78 | 2.31 | 2.54 | 2.77 | ns | |
| HSTL_I_S | 0.61 | 0.64 | 0.73 | 1.55 | 1.69 | 1.80 | 2.31 | 2.55 | 2.79 | ns | |
| HSTL_II_S | 0.61 | 0.64 | 0.73 | 1.21 | 1.34 | 1.43 | 1.97 | 2.20 | 2.42 | ns | |
| HSTL_I_18_S | 0.64 | 0.67 | 0.76 | 1.28 | 1.39 | 1.45 | 2.04 | 2.25 | 2.44 | ns | |
| HSTL_II_18_S | 0.64 | 0.67 | 0.76 | 1.18 | 1.31 | 1.40 | 1.94 | 2.17 | 2.39 | ns | |
| DIFF_HSTL_I_S | 0.63 | 0.67 | 0.77 | 1.42 | 1.54 | 1.61 | 2.18 | 2.40 | 2.60 | ns | |
| DIFF_HSTL_II_S | 0.63 | 0.67 | 0.77 | 1.15 | 1.24 | 1.27 | 1.91 | 2.10 | 2.26 | ns | |
| DIFF_HSTL_I_18_S | 0.65 | 0.69 | 0.78 | 1.27 | 1.38 | 1.43 | 2.03 | 2.24 | 2.42 | ns | |
| DIFF_HSTL_II_18_S | 0.65 | 0.69 | 0.78 | 1.14 | 1.23 | 1.26 | 1.90 | 2.09 | 2.25 | ns | |
| HSTL_I_F | 0.61 | 0.64 | 0.73 | 1.10 | 1.19 | 1.23 | 1.86 | 2.05 | 2.22 | ns | |

Table 19: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

| I/O Standard | T _{IOPI} | | | T _{IOOP} | | | T _{IOTP} | | | Units | |
|-----------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|--|
| | Speed Grade | | | Speed Grade | | | Speed Grade | | | | |
| | -3 | -2/-2L/-2G | -1 | -3 | -2/-2L/-2G | -1 | -3 | -2/-2L/-2G | -1 | | |
| HSTL_II_F | 0.61 | 0.64 | 0.73 | 1.05 | 1.18 | 1.28 | 1.81 | 2.04 | 2.27 | ns | |
| HSTL_I_18_F | 0.64 | 0.67 | 0.76 | 1.05 | 1.18 | 1.28 | 1.81 | 2.04 | 2.27 | ns | |
| HSTL_II_18_F | 0.64 | 0.67 | 0.76 | 1.03 | 1.14 | 1.23 | 1.79 | 2.00 | 2.22 | ns | |
| DIFF_HSTL_I_F | 0.63 | 0.67 | 0.77 | 1.09 | 1.18 | 1.22 | 1.85 | 2.04 | 2.21 | ns | |
| DIFF_HSTL_II_F | 0.63 | 0.67 | 0.77 | 1.02 | 1.11 | 1.14 | 1.78 | 1.97 | 2.13 | ns | |
| DIFF_HSTL_I_18_F | 0.65 | 0.69 | 0.78 | 1.08 | 1.17 | 1.21 | 1.84 | 2.03 | 2.20 | ns | |
| DIFF_HSTL_II_18_F | 0.65 | 0.69 | 0.78 | 1.01 | 1.10 | 1.13 | 1.77 | 1.96 | 2.12 | ns | |
| LVCMOS33_S4 | 1.31 | 1.40 | 1.60 | 3.77 | 3.90 | 4.00 | 4.53 | 4.76 | 4.99 | ns | |
| LVCMOS33_S8 | 1.31 | 1.40 | 1.60 | 3.49 | 3.62 | 3.72 | 4.25 | 4.48 | 4.71 | ns | |
| LVCMOS33_S12 | 1.31 | 1.40 | 1.60 | 3.05 | 3.18 | 3.28 | 3.81 | 4.04 | 4.27 | ns | |
| LVCMOS33_S16 | 1.31 | 1.40 | 1.60 | 3.06 | 3.43 | 3.88 | 3.82 | 4.29 | 4.87 | ns | |
| LVCMOS33_F4 | 1.31 | 1.40 | 1.60 | 3.22 | 3.36 | 3.45 | 3.98 | 4.22 | 4.44 | ns | |
| LVCMOS33_F8 | 1.31 | 1.40 | 1.60 | 2.71 | 2.84 | 2.93 | 3.47 | 3.70 | 3.92 | ns | |
| LVCMOS33_F12 | 1.31 | 1.40 | 1.60 | 2.57 | 2.85 | 3.15 | 3.33 | 3.71 | 4.14 | ns | |
| LVCMOS33_F16 | 1.31 | 1.40 | 1.60 | 2.44 | 2.69 | 2.96 | 3.20 | 3.55 | 3.95 | ns | |
| LVCMOS25_S4 | 1.08 | 1.16 | 1.32 | 3.08 | 3.22 | 3.31 | 3.84 | 4.08 | 4.30 | ns | |
| LVCMOS25_S8 | 1.08 | 1.16 | 1.32 | 2.85 | 2.98 | 3.07 | 3.61 | 3.84 | 4.06 | ns | |
| LVCMOS25_S12 | 1.08 | 1.16 | 1.32 | 2.44 | 2.57 | 2.67 | 3.20 | 3.43 | 3.66 | ns | |
| LVCMOS25_S16 | 1.08 | 1.16 | 1.32 | 2.79 | 2.92 | 3.01 | 3.55 | 3.78 | 4.00 | ns | |
| LVCMOS25_F4 | 1.08 | 1.16 | 1.32 | 2.71 | 2.84 | 2.93 | 3.47 | 3.70 | 3.92 | ns | |
| LVCMOS25_F8 | 1.08 | 1.16 | 1.32 | 2.14 | 2.28 | 2.37 | 2.90 | 3.14 | 3.36 | ns | |
| LVCMOS25_F12 | 1.08 | 1.16 | 1.32 | 2.15 | 2.29 | 2.52 | 2.91 | 3.15 | 3.51 | ns | |
| LVCMOS25_F16 | 1.08 | 1.16 | 1.32 | 1.92 | 2.17 | 2.45 | 2.68 | 3.03 | 3.44 | ns | |
| LVCMOS18_S4 | 0.64 | 0.66 | 0.74 | 1.55 | 1.68 | 1.78 | 2.31 | 2.54 | 2.77 | ns | |
| LVCMOS18_S8 | 0.64 | 0.66 | 0.74 | 2.14 | 2.28 | 2.37 | 2.90 | 3.14 | 3.36 | ns | |
| LVCMOS18_S12 | 0.64 | 0.66 | 0.74 | 2.14 | 2.28 | 2.37 | 2.90 | 3.14 | 3.36 | ns | |
| LVCMOS18_S16 | 0.64 | 0.66 | 0.74 | 1.49 | 1.62 | 1.72 | 2.25 | 2.48 | 2.71 | ns | |
| LVCMOS18_S24 ⁽¹⁾ | 0.64 | 0.66 | 0.74 | 1.74 | 1.92 | 2.08 | 2.50 | 2.78 | 3.07 | ns | |
| LVCMOS18_F4 | 0.64 | 0.66 | 0.74 | 1.38 | 1.51 | 1.61 | 2.14 | 2.37 | 2.60 | ns | |
| LVCMOS18_F8 | 0.64 | 0.66 | 0.74 | 1.64 | 1.78 | 1.87 | 2.40 | 2.64 | 2.86 | ns | |
| LVCMOS18_F12 | 0.64 | 0.66 | 0.74 | 1.64 | 1.78 | 1.87 | 2.40 | 2.64 | 2.86 | ns | |
| LVCMOS18_F16 | 0.64 | 0.66 | 0.74 | 1.52 | 1.68 | 1.81 | 2.28 | 2.54 | 2.80 | ns | |
| LVCMOS18_F24 ⁽¹⁾ | 0.64 | 0.66 | 0.74 | 1.34 | 1.46 | 1.55 | 2.10 | 2.32 | 2.54 | ns | |
| LVCMOS15_S4 | 0.66 | 0.69 | 0.81 | 1.86 | 2.00 | 2.09 | 2.62 | 2.86 | 3.08 | ns | |
| LVCMOS15_S8 | 0.66 | 0.69 | 0.81 | 2.05 | 2.18 | 2.28 | 2.81 | 3.04 | 3.27 | ns | |
| LVCMOS15_S12 | 0.66 | 0.69 | 0.81 | 1.83 | 2.03 | 2.23 | 2.59 | 2.89 | 3.22 | ns | |
| LVCMOS15_S16 | 0.66 | 0.69 | 0.81 | 1.76 | 1.95 | 2.13 | 2.52 | 2.81 | 3.12 | ns | |

Table 19: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

| I/O Standard | T _{IOPI} | | | T _{IOOP} | | | T _{IOTP} | | | Units | |
|-----------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|--|
| | Speed Grade | | | Speed Grade | | | Speed Grade | | | | |
| | -3 | -2/-2L/-2G | -1 | -3 | -2/-2L/-2G | -1 | -3 | -2/-2L/-2G | -1 | | |
| LVCMOS15_F4 | 0.66 | 0.69 | 0.81 | 1.63 | 1.76 | 1.86 | 2.39 | 2.62 | 2.85 | ns | |
| LVCMOS15_F8 | 0.66 | 0.69 | 0.81 | 1.79 | 1.99 | 2.18 | 2.55 | 2.85 | 3.17 | ns | |
| LVCMOS15_F12 | 0.66 | 0.69 | 0.81 | 1.40 | 1.54 | 1.65 | 2.16 | 2.40 | 2.64 | ns | |
| LVCMOS15_F16 | 0.66 | 0.69 | 0.81 | 1.37 | 1.51 | 1.61 | 2.13 | 2.37 | 2.60 | ns | |
| LVCMOS12_S4 | 0.88 | 0.91 | 1.00 | 2.53 | 2.67 | 2.76 | 3.29 | 3.53 | 3.75 | ns | |
| LVCMOS12_S8 | 0.88 | 0.91 | 1.00 | 2.05 | 2.18 | 2.28 | 2.81 | 3.04 | 3.27 | ns | |
| LVCMOS12_S12 ⁽¹⁾ | 0.88 | 0.91 | 1.00 | 1.75 | 1.89 | 1.98 | 2.51 | 2.75 | 2.97 | ns | |
| LVCMOS12_F4 | 0.88 | 0.91 | 1.00 | 1.94 | 2.07 | 2.17 | 2.70 | 2.93 | 3.16 | ns | |
| LVCMOS12_F8 | 0.88 | 0.91 | 1.00 | 1.50 | 1.64 | 1.73 | 2.26 | 2.50 | 2.72 | ns | |
| LVCMOS12_F12 ⁽¹⁾ | 0.88 | 0.91 | 1.00 | 1.54 | 1.71 | 1.87 | 2.30 | 2.57 | 2.86 | ns | |
| SSTL135_S | 0.61 | 0.64 | 0.73 | 1.27 | 1.40 | 1.50 | 2.03 | 2.26 | 2.49 | ns | |
| SSTL15_S | 0.61 | 0.64 | 0.73 | 1.24 | 1.37 | 1.47 | 2.00 | 2.23 | 2.46 | ns | |
| SSTL18_I_S | 0.64 | 0.67 | 0.76 | 1.59 | 1.74 | 1.85 | 2.35 | 2.60 | 2.84 | ns | |
| SSTL18_II_S | 0.64 | 0.67 | 0.76 | 1.27 | 1.40 | 1.50 | 2.03 | 2.26 | 2.49 | ns | |
| DIFF_SSTL135_S | 0.59 | 0.61 | 0.73 | 1.27 | 1.40 | 1.50 | 2.03 | 2.26 | 2.49 | ns | |
| DIFF_SSTL15_S | 0.63 | 0.67 | 0.77 | 1.24 | 1.37 | 1.47 | 2.00 | 2.23 | 2.46 | ns | |
| DIFF_SSTL18_I_S | 0.65 | 0.69 | 0.78 | 1.50 | 1.63 | 1.72 | 2.26 | 2.49 | 2.71 | ns | |
| DIFF_SSTL18_II_S | 0.65 | 0.69 | 0.78 | 1.13 | 1.22 | 1.25 | 1.89 | 2.08 | 2.24 | ns | |
| SSTL135_F | 0.61 | 0.64 | 0.73 | 1.04 | 1.17 | 1.26 | 1.80 | 2.03 | 2.25 | ns | |
| SSTL15_F | 0.61 | 0.64 | 0.73 | 1.04 | 1.17 | 1.26 | 1.80 | 2.03 | 2.25 | ns | |
| SSTL18_I_F | 0.64 | 0.67 | 0.76 | 1.12 | 1.22 | 1.26 | 1.88 | 2.08 | 2.25 | ns | |
| SSTL18_II_F | 0.64 | 0.67 | 0.76 | 1.05 | 1.18 | 1.28 | 1.81 | 2.04 | 2.27 | ns | |
| DIFF_SSTL135_F | 0.59 | 0.61 | 0.73 | 1.04 | 1.17 | 1.26 | 1.80 | 2.03 | 2.25 | ns | |
| DIFF_SSTL15_F | 0.63 | 0.67 | 0.77 | 1.04 | 1.17 | 1.26 | 1.80 | 2.03 | 2.25 | ns | |
| DIFF_SSTL18_I_F | 0.65 | 0.69 | 0.78 | 1.10 | 1.19 | 1.23 | 1.86 | 2.05 | 2.22 | ns | |
| DIFF_SSTL18_II_F | 0.65 | 0.69 | 0.78 | 1.02 | 1.10 | 1.14 | 1.78 | 1.96 | 2.13 | ns | |

Notes:

- This I/O standard is only available in the 3.3V high-range (HR) banks.

Table 23: OLOGIC Switching Characteristics

| Symbol | Description | Speed Grade | | | Units |
|--------------------------|--|-------------|------------|------------|---------|
| | | -3 | -2/-2L/-2G | -1 | |
| Setup/Hold | | | | | |
| TODCK/TOCKD | D1/D2 pins setup/hold with respect to CLK | 0.45/-0.13 | 0.50/-0.13 | 0.58/-0.13 | ns |
| TOOCECK/TOCKOCE | OCE pin setup/hold with respect to CLK | 0.28/0.03 | 0.29/0.03 | 0.45/0.03 | ns |
| TOSRCK/TOCKSR | SR pin setup/hold with respect to CLK | 0.32/0.18 | 0.38/0.18 | 0.70/0.18 | ns |
| TOTCK/TOCKT | T1/T2 pins setup/hold with respect to CLK | 0.49/-0.16 | 0.56/-0.16 | 0.68/-0.16 | ns |
| TOTCECK/TOCKTCE | TCE pin setup/hold with respect to CLK | 0.28/0.01 | 0.30/0.01 | 0.45/0.01 | ns |
| Combinatorial | | | | | |
| TODQ | D1 to OQ out or T1 to TQ out | 0.73 | 0.81 | 0.97 | ns |
| Sequential Delays | | | | | |
| TOCKQ | CLK to OQ/TQ out | 0.41 | 0.43 | 0.49 | ns |
| TRQ_OLOGICE2 | SR pin to OQ/TQ out (HP I/O banks only) | 0.63 | 0.70 | 0.83 | ns |
| TGSRQ_OLOGICE2 | Global set/reset to Q outputs (HP I/O banks only) | 7.60 | 7.60 | 10.51 | ns |
| TRQ_OLOGICE3 | SR pin to OQ/TQ out (HR I/O banks only) | 0.63 | 0.70 | 0.83 | ns |
| TGSRQ_OLOGICE3 | Global set/reset to Q outputs (HR I/O banks only) | 7.60 | 7.60 | 10.51 | ns |
| Set/Reset | | | | | |
| TRPW_OLOGICE2 | Minimum pulse width, SR inputs (HP I/O banks only) | 0.54 | 0.54 | 0.63 | ns, Min |
| TRPW_OLOGICE3 | Minimum pulse width, SR inputs (HR I/O banks only) | 0.54 | 0.54 | 0.63 | ns, Min |

CLB Switching Characteristics

Table 28: CLB Switching Characteristics

| Symbol | Description | Speed Grade | | | Units |
|--|--|-------------|------------|-----------|---------|
| | | -3 | -2/-2L/-2G | -1 | |
| Combinatorial Delays | | | | | |
| T _{ILO} | An – Dn LUT address to A | 0.05 | 0.05 | 0.06 | ns, Max |
| T _{ILO_2} | An – Dn LUT address to AMUX/CMUX | 0.15 | 0.16 | 0.19 | ns, Max |
| T _{ILO_3} | An – Dn LUT address to BMUX_A | 0.24 | 0.25 | 0.30 | ns, Max |
| T _{ITO} | An – Dn inputs to A – D Q outputs | 0.58 | 0.61 | 0.74 | ns, Max |
| T _{AXA} | AX inputs to AMUX output | 0.38 | 0.40 | 0.49 | ns, Max |
| T _{AXB} | AX inputs to BMUX output | 0.40 | 0.42 | 0.52 | ns, Max |
| T _{AXC} | AX inputs to CMUX output | 0.39 | 0.41 | 0.50 | ns, Max |
| T _{AXD} | AX inputs to DMUX output | 0.43 | 0.44 | 0.52 | ns, Max |
| T _{BXB} | BX inputs to BMUX output | 0.31 | 0.33 | 0.40 | ns, Max |
| T _{BXD} | BX inputs to DMUX output | 0.38 | 0.39 | 0.47 | ns, Max |
| T _{CXC} | CX inputs to CMUX output | 0.27 | 0.28 | 0.34 | ns, Max |
| T _{CXD} | CX inputs to DMUX output | 0.33 | 0.34 | 0.41 | ns, Max |
| T _{DXD} | DX inputs to DMUX output | 0.32 | 0.33 | 0.40 | ns, Max |
| Sequential Delays | | | | | |
| T _{CKO} | Clock to AQ – DQ outputs | 0.26 | 0.27 | 0.32 | ns, Max |
| T _{SHCKO} | Clock to AMUX – DMUX outputs | 0.32 | 0.32 | 0.39 | ns, Max |
| Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK | | | | | |
| T _{AS/T_{AH}} | A _N – D _N input to CLK on A – D flip-flops | 0.01/0.12 | 0.02/0.13 | 0.03/0.18 | ns, Min |
| T _{DICK/T_{CKDI}} | A _X – D _X input to CLK on A – D flip-flops | 0.04/0.14 | 0.04/0.14 | 0.05/0.20 | ns, Min |
| | A _X – D _X input through MUXs and/or carry logic to CLK on A – D flip-flops | 0.36/0.10 | 0.37/0.11 | 0.46/0.16 | ns, Min |
| T _{CECK_CLB/T_{CKCE_CLB}} | CE input to CLK on A – D flip-flops | 0.19/0.05 | 0.20/0.05 | 0.25/0.05 | ns, Min |
| T _{SRCK/T_{CKSR}} | SR input to CLK on A – D flip-flops | 0.30/0.05 | 0.31/0.07 | 0.37/0.09 | ns, Min |
| Set/Reset | | | | | |
| T _{SRMIN} | SR input minimum pulse width | 0.52 | 0.78 | 1.04 | ns, Min |
| T _{RQ} | Delay from SR input to AQ – DQ flip-flops | 0.38 | 0.38 | 0.46 | ns, Max |
| T _{CEO} | Delay from CE input to AQ – DQ flip-flops | 0.34 | 0.35 | 0.43 | ns, Max |
| F _{TOG} | Toggle frequency (for export control) | 1818 | 1818 | 1818 | MHz |

Block RAM and FIFO Switching Characteristics

Table 31: Block RAM and FIFO Switching Characteristics

| Symbol | Description | Speed Grade | | | Units |
|--|---|-------------|------------|------------|---------|
| | | -3 | -2/-2L/-2G | -1 | |
| Block RAM and FIFO Clock-to-Out Delays | | | | | |
| T _{RCKO_DO} and T _{RCKO_DO_REG} ⁽¹⁾ | Clock CLK to DOUT output (without output register) ⁽²⁾⁽³⁾ | 1.57 | 1.80 | 2.08 | ns, Max |
| | Clock CLK to DOUT output (with output register) ⁽⁴⁾⁽⁵⁾ | 0.54 | 0.63 | 0.75 | ns, Max |
| T _{RCKO_DO_ECC} and T _{RCKO_DO_ECC_REG} | Clock CLK to DOUT output with ECC (without output register) ⁽²⁾⁽³⁾ | 2.35 | 2.58 | 3.26 | ns, Max |
| | Clock CLK to DOUT output with ECC (with output register) ⁽⁴⁾⁽⁵⁾ | 0.62 | 0.69 | 0.80 | ns, Max |
| T _{RCKO_DO_CASCOUP} and T _{RCKO_DO_CASCOUP_REG} | Clock CLK to DOUT output with Cascade (without output register) ⁽²⁾ | 2.21 | 2.45 | 2.80 | ns, Max |
| | Clock CLK to DOUT output with Cascade (with output register) ⁽⁴⁾ | 0.98 | 1.08 | 1.24 | ns, Max |
| T _{RCKO_FLAGS} | Clock CLK to FIFO flags outputs ⁽⁶⁾ | 0.65 | 0.74 | 0.89 | ns, Max |
| T _{RCKO_POINTERS} | Clock CLK to FIFO pointers outputs ⁽⁷⁾ | 0.79 | 0.87 | 0.98 | ns, Max |
| T _{RCKO_PARITY_ECC} | Clock CLK to ECCPARITY in ECC encode only mode | 0.66 | 0.72 | 0.80 | ns, Max |
| T _{RCKO_SDBIT_ECC} and T _{RCKO_SDBIT_ECC_REG} | Clock CLK to BITERR (without output register) | 2.17 | 2.38 | 3.01 | ns, Max |
| | Clock CLK to BITERR (with output register) | 0.57 | 0.65 | 0.76 | ns, Max |
| T _{RCKO_RDADDR_ECC} and T _{RCKO_RDADDR_ECC_REG} | Clock CLK to RDADDR output with ECC (without output register) | 0.64 | 0.74 | 0.90 | ns, Max |
| | Clock CLK to RDADDR output with ECC (with output register) | 0.71 | 0.79 | 0.92 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | |
| T _{RCKC_ADDRA} /T _{RCKC_ADDRA} | ADDR inputs ⁽⁸⁾ | 0.38/0.27 | 0.42/0.28 | 0.48/0.31 | ns, Min |
| T _{RDCK_DI_WF_NC} / T _{RCKD_DI_WF_NC} | Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode ⁽⁹⁾ | 0.49/0.51 | 0.55/0.53 | 0.63/0.57 | ns, Min |
| T _{RDCK_DI_RF} /T _{RCKD_DI_RF} | Data input setup/hold time when block RAM is configured in READ_FIRST mode ⁽⁹⁾ | 0.17/0.25 | 0.19/0.29 | 0.21/0.35 | ns, Min |
| T _{RDCK_DI_ECC} /T _{RCKD_DI_ECC} | DIN inputs with block RAM ECC in standard mode ⁽⁹⁾ | 0.42/0.37 | 0.47/0.39 | 0.53/0.43 | ns, Min |
| T _{RDCK_DI_ECCW} /T _{RCKD_DI_ECCW} | DIN inputs with block RAM ECC encode only ⁽⁹⁾ | 0.79/0.37 | 0.87/0.39 | 0.99/0.43 | ns, Min |
| T _{RDCK_DI_ECC_FIFO} / T _{RCKD_DI_ECC_FIFO} | DIN inputs with FIFO ECC in standard mode ⁽⁹⁾ | 0.89/0.47 | 0.98/0.50 | 1.12/0.54 | ns, Min |
| T _{RCKC_INJECTBITERR} / T _{RCKC_INJECTBITERR} | Inject single/double bit error in ECC mode | 0.49/0.30 | 0.55/0.31 | 0.63/0.34 | ns, Min |
| T _{RCKC_EN} /T _{RCKC_EN} | Block RAM Enable (EN) input | 0.30/0.17 | 0.33/0.18 | 0.38/0.20 | ns, Min |
| T _{RCKC_REGCE} /T _{RCKC_REGCE} | CE input of output register | 0.21/0.13 | 0.25/0.13 | 0.31/0.14 | ns, Min |
| T _{RCKC_RSTREG} /T _{RCKC_RSTREG} | Synchronous RSTREG input | 0.25/0.06 | 0.27/0.06 | 0.29/0.06 | ns, Min |
| T _{RCKC_RSTRAM} /T _{RCKC_RSTRAM} | Synchronous RSTRAM input | 0.27/0.35 | 0.29/0.37 | 0.31/0.39 | ns, Min |
| T _{RCKC_WEA} /T _{RCKC_WEA} | Write Enable (WE) input (Block RAM only) | 0.38/0.15 | 0.41/0.16 | 0.46/0.17 | ns, Min |
| T _{RCKC_WREN} /T _{RCKC_WREN} | WREN FIFO inputs | 0.39/0.25 | 0.39/0.30 | 0.40/0.37 | ns, Min |
| T _{RCKC_RDEN} /T _{RCKC_RDEN} | RDEN FIFO inputs | 0.36/0.26 | 0.36/0.30 | 0.37/0.37 | ns, Min |
| Reset Delays | | | | | |
| T _{RCO_FLAGS} | Reset RST to FIFO flags/pointers ⁽¹⁰⁾ | 0.76 | 0.83 | 0.93 | ns, Max |
| T _{RREC_RST} /T _{RREM_RST} | FIFO reset recovery and removal timing ⁽¹¹⁾ | 1.59/-0.68 | 1.76/-0.68 | 2.01/-0.68 | ns, Max |

Table 31: Block RAM and FIFO Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | Units |
|--|--|-------------|------------|--------|-------|
| | | -3 | -2/-2L/-2G | -1 | |
| Maximum Frequency | | | | | |
| F _{MAX_BRAM_WF_NC} | Block RAM (Write first and No change modes) When not in SDP RF mode | 601.32 | 543.77 | 458.09 | MHz |
| F _{MAX_BRAM_RF_PERFORMANCE} | Block RAM (Read first, Performance mode) When in SDP RF mode but no address overlap between port A and port B | 601.32 | 543.77 | 458.09 | MHz |
| F _{MAX_BRAM_RF_DELAYED_WRITE} | Block RAM (Read first, Delayed_write mode) When in SDP RF mode and there is possibility of overlap between port A and port B addresses | 528.26 | 477.33 | 400.80 | MHz |
| F _{MAX_CAS_WF_NC} | Block RAM Cascade (Write first, No change mode) When cascade but not in RF mode | 551.27 | 493.83 | 408.00 | MHz |
| F _{MAX_CAS_RF_PERFORMANCE} | Block RAM Cascade (Read first, Performance mode) When in cascade with RF mode and no possibility of address overlap/one port is disabled | 551.27 | 493.83 | 408.00 | MHz |
| F _{MAX_CAS_RF_DELAYED_WRITE} | When in cascade RF mode and there is a possibility of address overlap between port A and port B | 478.24 | 427.35 | 350.88 | MHz |
| F _{MAX_FIFO} | FIFO in all modes without ECC | 601.32 | 543.77 | 458.09 | MHz |
| F _{MAX_ECC} | Block RAM and FIFO in ECC configuration | 484.26 | 430.85 | 351.12 | MHz |

Notes:

1. The timing report shows all of these parameters as T_{RCKO_DO}.
2. T_{RCKO_DOR} includes T_{RCKO_DOW}, T_{RCKO_DOPR}, and T_{RCKO_DOPW} as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with DO_REG = 0.
4. T_{RCKO_DO} includes T_{RCKO_DOP} as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO_REG = 1.
6. T_{RCKO_FLAGS} includes the following parameters: T_{RCKO_AEMPTY}, T_{RCKO_AFULL}, T_{RCKO_EMPTY}, T_{RCKO_FULL}, T_{RCKO_RDERR}, T_{RCKO_WRERR}.
7. T_{RCKO_POINTERS} includes both T_{RCKO_RDCOUNT} and T_{RCKO_WRCOUNT}.
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. These parameters include both A and B inputs as well as the parity inputs of A and B.
10. T_{RCKO_FLAGS} includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

Table 58: GTX Transceiver Transmitter Switching Characteristics (Cont'd)

| Symbol | Description | Condition | Min | Typ | Max | Units |
|------------------------|--|--------------------------|-----|-----|------|-------|
| TJ _{6.6_CPLL} | Total jitter ⁽³⁾⁽⁴⁾ | 6.6 Gb/s | — | — | 0.30 | UI |
| DJ _{6.6_CPLL} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{5.0} | Total jitter ⁽³⁾⁽⁴⁾ | 5.0 Gb/s | — | — | 0.30 | UI |
| DJ _{5.0} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{4.25} | Total jitter ⁽³⁾⁽⁴⁾ | 4.25 Gb/s | — | — | 0.30 | UI |
| DJ _{4.25} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{3.75} | Total jitter ⁽³⁾⁽⁴⁾ | 3.75 Gb/s | — | — | 0.30 | UI |
| DJ _{3.75} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.15 | UI |
| TJ _{3.20} | Total jitter ⁽³⁾⁽⁴⁾ | 3.20 Gb/s ⁽⁵⁾ | — | — | 0.20 | UI |
| DJ _{3.20} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.10 | UI |
| TJ _{3.20L} | Total jitter ⁽³⁾⁽⁴⁾ | 3.20 Gb/s ⁽⁶⁾ | — | — | 0.32 | UI |
| DJ _{3.20L} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.16 | UI |
| TJ _{2.5} | Total jitter ⁽³⁾⁽⁴⁾ | 2.5 Gb/s ⁽⁷⁾ | — | — | 0.20 | UI |
| DJ _{2.5} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.08 | UI |
| TJ _{1.25} | Total jitter ⁽³⁾⁽⁴⁾ | 1.25 Gb/s ⁽⁸⁾ | — | — | 0.15 | UI |
| DJ _{1.25} | Deterministic jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.06 | UI |
| TJ ₅₀₀ | Total jitter ⁽³⁾⁽⁴⁾ | 500 Mb/s | — | — | 0.10 | UI |
| DJ ₅₀₀ | Deterministic jitter ⁽³⁾⁽⁴⁾ | | — | — | 0.03 | UI |

Notes:

1. Using same REFCLK input with TX phase alignment enabled for up to 12 consecutive transmitters (three fully populated GTX Quads).
2. Using QPLL_FBDIV = 40, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. Using CPLL_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
4. All jitter values are based on a bit-error ratio of 1e⁻¹².
5. CPLL frequency at 3.2 GHz and TXOUT_DIV = 2.
6. CPLL frequency at 1.6 GHz and TXOUT_DIV = 1.
7. CPLL frequency at 2.5 GHz and TXOUT_DIV = 2.
8. CPLL frequency at 2.5 GHz and TXOUT_DIV = 4.

GTX Transceiver Protocol Jitter Characteristics

For Table 60 through Table 65, the 7 Series FPGAs *GTX/GTH Transceiver User Guide* ([UG476](#)) contains recommended settings for optimal usage of protocol specific characteristics.

Table 60: Gigabit Ethernet Protocol Characteristics (GTX Transceivers)

| Description | Line Rate (Mb/s) | Min | Max | Units |
|--|------------------|-------|------|-------|
| Gigabit Ethernet Transmitter Jitter Generation | | | | |
| Total transmitter jitter (T_TJ) | 1250 | – | 0.24 | UI |
| Gigabit Ethernet Receiver High Frequency Jitter Tolerance | | | | |
| Total receiver jitter tolerance | 1250 | 0.749 | – | UI |

Table 61: XAUI Protocol Characteristics (GTX Transceivers)

| Description | Line Rate (Mb/s) | Min | Max | Units |
|--|------------------|------|------|-------|
| XAUI Transmitter Jitter Generation | | | | |
| Total transmitter jitter (T_TJ) | 3125 | – | 0.35 | UI |
| XAUI Receiver High Frequency Jitter Tolerance | | | | |
| Total receiver jitter tolerance | 3125 | 0.65 | – | UI |

Table 62: PCI Express Protocol Characteristics (GTX Transceivers)⁽¹⁾

| Standard | Description | Line Rate (Mb/s) | Min | Max | Units | |
|---|---|------------------|------|--------|-------|----|
| PCI Express Transmitter Jitter Generation | | | | | | |
| PCI Express Gen 1 | Total transmitter jitter | 2500 | – | 0.25 | UI | |
| PCI Express Gen 2 | Total transmitter jitter | 5000 | – | 0.25 | UI | |
| PCI Express Gen 3 ⁽²⁾ | Total transmitter jitter uncorrelated | 8000 | – | 31.25 | ps | |
| | Deterministic transmitter jitter uncorrelated | | – | 12 | ps | |
| PCI Express Receiver High Frequency Jitter Tolerance | | | | | | |
| PCI Express Gen 1 | Total receiver jitter tolerance | 2500 | 0.65 | – | UI | |
| PCI Express Gen 2 ⁽³⁾ | Receiver inherent timing error | 5000 | 0.40 | – | UI | |
| | Receiver inherent deterministic timing error | | 0.30 | – | UI | |
| PCI Express Gen 3 ⁽²⁾ | Receiver sinusoidal jitter tolerance | 0.03 MHz–1.0 MHz | 8000 | 1.00 | – | UI |
| | | 1.0 MHz–10 MHz | | Note 4 | – | UI |
| | | 10 MHz–100 MHz | | 0.10 | – | UI |

Notes:

1. Tested per card electromechanical (CEM) methodology.
2. PCI-SIG 3.0 certification and compliance test boards are currently not available.
3. Using common REFCLK.
4. Between 1 MHz and 10 MHz the minimum sinusoidal jitter roll-off with a slope of 20dB/decade.

GTH Transceiver Specifications

GTH Transceiver DC Input and Output Levels

Table 66 summarizes the DC specifications of the GTH transceivers in Virtex-7 T and XT FPGAs. Consult the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)) for further details.

Table 66: GTH Transceiver DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|----------------------|---|---|---|--------------------------|----------------------|-------|
| DV _{PPIN} | Differential peak-to-peak input voltage (external AC coupled) | >10.3125 Gb/s | 150 | — | 1250 | mV |
| | | 6.6 Gb/s to 10.3125 Gb/s | 150 | — | 1250 | mV |
| | | ≤ 6.6 Gb/s | 150 | — | 2000 | mV |
| V _{IN} | Absolute input voltage | DC coupled V _{MGTAVTT} = 1.2V | -400 | — | V _{MGTAVTT} | mV |
| V _{CMIN} | Common mode input voltage | DC coupled V _{MGTAVTT} = 1.2V | — | 2/3 V _{MGTAVTT} | — | mV |
| DV _{PPOUT} | Differential peak-to-peak output voltage ⁽¹⁾ | Transmitter output swing is set to 1010 | — | — | 800 | mV |
| V _{CMOUTDC} | Common mode output voltage: DC coupled | Equation based | V _{MGTAVTT} - DV _{PPOUT} /4 | | | |
| V _{CMOUTAC} | Common mode output voltage: AC coupled | Equation based | V _{MGTAVTT} - DV _{PPOUT} /2 | | | |
| R _{IN} | Differential input resistance | — | 100 | — | — | Ω |
| R _{OUT} | Differential output resistance | — | 100 | — | — | Ω |
| T _{OSKew} | Transmitter output pair (TXP and TXN) intra-pair skew | — | — | — | 10 | ps |
| C _{EXT} | Recommended external AC coupling capacitor ⁽²⁾ | — | 100 | — | — | nF |

Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)), and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 4: Single-Ended Peak-to-Peak Voltage

ds183_01_021611




Figure 5: Differential Peak-to-Peak Voltage

ds183_02_021611

XADC Specifications

Table 82: XADC Specifications

| Parameter | Symbol | Comments/Conditions | Min | Typ | Max | Units |
|---|------------|--|------|-----|-------------|---------------------|
| $V_{CCADC} = 1.8V \pm 5\%$, $V_{REFP} = 1.25V$, $V_{REFN} = 0V$, $ADCCLK = 26\text{ MHz}$, $T_j = -40^\circ C$ to $100^\circ C$, Typical values at $T_j=+40^\circ C$ | | | | | | |
| ADC Accuracy⁽¹⁾ | | | | | | |
| Resolution | | | 12 | – | – | Bits |
| Integral Nonlinearity ⁽²⁾ | INL | | – | – | ± 3 | LSBs |
| Differential Nonlinearity | DNL | No missing codes, guaranteed monotonic | – | – | ± 1 | LSBs |
| Offset Error | | Offset calibration enabled | – | – | ± 6 | LSBs |
| Gain Error | | Gain calibration disabled | – | – | ± 0.5 | % |
| Offset Matching | | Offset calibration enabled | – | – | 4 | LSBs |
| Gain Matching | | Gain calibration disabled | – | – | 0.3 | % |
| Sample Rate | | | 0.1 | – | 1 | MS/s |
| Signal to Noise Ratio ⁽²⁾ | SNR | $F_{SAMPLE} = 500\text{KS/s}$, $F_{IN} = 20\text{KHz}$ | 60 | – | – | dB |
| RMS Code Noise | | External 1.25V reference | – | – | 2 | LSBs |
| | | On-chip reference | – | 3 | – | LSBs |
| Total Harmonic Distortion ⁽²⁾ | THD | $F_{SAMPLE} = 500\text{KS/s}$, $F_{IN} = 20\text{KHz}$ | – | 70 | – | dB |
| ADC Accuracy at Extended Temperatures (-55°C to 125°C) | | | | | | |
| Resolution | | | 10 | – | – | Bits |
| Integral Nonlinearity ⁽²⁾ | INL | | – | – | ± 1 | LSB (at 10 bits) |
| Differential Nonlinearity | DNL | No missing codes, guaranteed monotonic | – | – | ± 1 | |
| Analog Inputs⁽³⁾ | | | | | | |
| ADC Input Ranges | | Unipolar operation | 0 | – | 1 | V |
| | | Bipolar operation | -0.5 | – | +0.5 | V |
| | | Unipolar common mode range (FS input) | 0 | – | +0.5 | V |
| | | Bipolar common mode range (FS input) | +0.5 | – | +0.6 | V |
| Maximum External Channel Input Ranges | | Adjacent channels set within these ranges should not corrupt measurements on adjacent channels | -0.1 | – | V_{CCADC} | V |
| Auxiliary Channel Full Resolution Bandwidth | FRBW | | 250 | – | – | KHz |
| On-Chip Sensors | | | | | | |
| Temperature Sensor Error | | $T_j = -40^\circ C$ to $100^\circ C$. | – | – | ± 4 | °C |
| | | $T_j = -55^\circ C$ to $+125^\circ C$ | – | – | ± 6 | °C |
| Supply Sensor Error | | Measurement range of V_{CCAUX} 1.8V $\pm 5\%$ $T_j = -40^\circ C$ to $+100^\circ C$ | – | – | ± 1 | % |
| | | Measurement range of V_{CCAUX} 1.8V $\pm 5\%$ $T_j = -55^\circ C$ to $+125^\circ C$ | – | – | ± 2 | % |
| Conversion Rate⁽⁴⁾ | | | | | | |
| Conversion Time - Continuous | t_{CONV} | Number of ADCCLK cycles | 26 | – | 32 | cycle |
| Conversion Time - Event | t_{CONV} | Number of CLK cycles | – | – | 21 | cycle |
| DRP Clock Frequency | DCLK | DRP clock frequency | 8 | – | 250 | MHz |
| ADC Clock Frequency | ADCCLK | Derived from DCLK | 1 | – | 26 | MHz |
| DCLK Duty Cycle | | | 40 | – | 60 | % |

Table 82: XADC Specifications (Cont'd)

| Parameter | Symbol | Comments/Conditions | Min | Typ | Max | Units |
|-------------------------------------|-------------------|--|--------|------|--------|-------|
| XADC Reference⁽⁵⁾ | | | | | | |
| External Reference | V _{REFP} | Externally supplied reference voltage | 1.20 | 1.25 | 1.30 | V |
| On-Chip Reference | | Ground V _{REFP} pin to AGND, T _j = -40°C to 100°C | 1.2375 | 1.25 | 1.2625 | V |

Notes:

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for new BitGen option XADCEnhancedLinearity = ON.
- For a detailed description, see the ADC chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* ([UG480](#)).
- For a detailed description, see the Timing chapter in the *7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter* ([UG480](#)).
- Any variation in the reference voltage from the nominal V_{REFP} = 1.25V and V_{REFN} = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratio metric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.

Configuration Switching Characteristics

Table 83: Configuration Switching Characteristics

| Symbol | Description | Virtex-7 T and XT Devices | Speed Grade | | | Units |
|---|--|---------------------------|-------------|------------|-------------|---------|
| | | | -3 | -2/-2L/-2G | -1 | |
| Power-up Timing Characteristics | | | | | | |
| T _{PL} ⁽¹⁾ | Program latency | | 5 | 5 | 5 | ms, Max |
| T _{POR} ⁽¹⁾ | Power-on reset (50ms ramp rate time) | 10/50 | 10/50 | 10/50 | ms, Min/Max | |
| | Power-on reset (1ms ramp rate time) | 10/35 | 10/35 | 10/35 | ms, Min/Max | |
| T _{PROGRAM} | Program pulse width | 250 | 250 | 250 | ns, Min | |
| CCLK Output (Master Mode) | | | | | | |
| T _{ICCK} | Master CCLK output delay | 150 | 150 | 150 | ns, Min | |
| T _{MCCKL} | Master CCLK clock Low time duty cycle | 40/60 | 40/60 | 40/60 | %, Min/Max | |
| T _{MCCKH} | Master CCLK clock High time duty cycle | 40/60 | 40/60 | 40/60 | %, Min/Max | |
| F _{MCCK} | Master CCLK frequency | 100 | 100 | 100 | MHz, Max | |
| | Master CCLK frequency for AES encrypted x16 | 50 | 50 | 50 | MHz, Max | |
| F _{MCCK_START} | Master CCLK frequency at start of configuration | 3 | 3 | 3 | MHz, Typ | |
| F _{MCCKTOL} | Frequency tolerance, master mode with respect to nominal CCLK. | ±50 | ±50 | ±50 | %, Max | |
| CCLK Input (Slave Modes) | | | | | | |
| T _{SCCKL} | Slave CCLK clock minimum Low time | 2.5 | 2.5 | 2.5 | ns, Min | |
| T _{SCCKH} | Slave CCLK clock minimum High time | 2.5 | 2.5 | 2.5 | ns, Min | |
| F _{SCCK} | Slave CCLK frequency | 100 | 100 | 100 | MHz, Max | |
| EMCCLK Input (Master Mode) | | | | | | |
| T _{EMCCKL} | External master CCLK Low time | 2.5 | 2.5 | 2.5 | ns, Min | |
| T _{EMCCKH} | External master CCLK High time | 2.5 | 2.5 | 2.5 | ns, Min | |
| F _{EMCCK} | External master CCLK frequency | 100 | 100 | 100 | MHz, Max | |
| Internal Configuration Access Port | | | | | | |
| F _{ICAPCK} | Internal configuration access port (ICAPE2) | 100.00 | 100.00 | 100.00 | MHz, Max | |