

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 54150 |
| Number of Logic Elements/Cells | 693120 |
| Total RAM Bits | 54190080 |
| Number of I/O | 600 |
| Number of Gates | - |
| Voltage - Supply | 0.97V ~ 1.03V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1924-BBGA, FCBGA |
| Supplier Device Package | 1927-FCBGA (45x45) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc7vx690t-1ffg1927c |

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾ (Cont'd)

| Symbol | Description | Min | Typ | Max | Units |
|--|---|------|------|------|-------|
| GTX and GTH Transceivers | | | | | |
| V _{MGTAVCC} ⁽¹¹⁾ | Analog supply voltage for the GTX/GTH transceiver QPLL frequency range $\leq 10.3125 \text{ GHz}$ ⁽¹²⁾⁽¹³⁾ | 0.97 | 1.0 | 1.08 | V |
| | Analog supply voltage for the GTX/GTH transceiver QPLL frequency range $> 10.3125 \text{ GHz}$ | 1.02 | 1.05 | 1.08 | V |
| V _{MGTAVTT} ⁽¹¹⁾ | Analog supply voltage for the GTX/GTH transmitter and receiver termination circuits | 1.17 | 1.2 | 1.23 | V |
| V _{MGTVCXAUX} ⁽¹¹⁾ | Auxiliary analog Quad PLL (QPLL) voltage supply for the transceivers | 1.75 | 1.80 | 1.85 | V |
| V _{MGTAVTTRCAL} ⁽¹¹⁾ | Analog supply voltage for the resistor calibration circuit of the GTX/GTH transceiver column | 1.17 | 1.2 | 1.23 | V |
| XADC | | | | | |
| V _{CCADC} | XADC supply relative to GNDADC | 1.71 | 1.80 | 1.89 | V |
| V _{REFP} | Externally supplied reference voltage | 1.20 | 1.25 | 1.30 | V |
| Temperature | | | | | |
| T _j | Junction temperature operating range for commercial (C) temperature devices | 0 | – | 85 | °C |
| | Junction temperature operating range for extended (E) temperature devices | 0 | – | 100 | °C |
| | Junction temperature operating range for industrial (I) temperature devices | –40 | – | 100 | °C |

Notes:

1. All voltages are relative to ground.
2. For the design of the power distribution system, consult the *7 Series FPGAs PCB Design and Pin Planning Guide* ([UG483](#)).
3. V_{CCINT} and V_{CCBRAM} should be connected to the same supply.
4. For more information on the VID bit see the *Lowering Power using the Voltage Identification Bit* application note ([XAPP555](#)).
5. Configuration data is retained even if V_{CCO} drops to 0V.
6. Includes V_{CCO} of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
7. The lower absolute voltage specification always applies.
8. See [Table 10](#) for TMDS_33 specifications.
9. A total of 200 mA per bank should not be exceeded.
10. V_{CCBATT} is required only when using bitstream encryption. If battery is not used, connect V_{CCBATT} to either ground or V_{CCAUX}.
11. Each voltage listed requires the filter circuit described in the *7 Series FPGAs GTX/GTH Transceiver User Guide* ([UG476](#)).
12. For data rates $\leq 10.3125 \text{ Gb/s}$, V_{MGTAVCC} should be 1.0V $\pm 3\%$ for lower power consumption.
13. For lower power consumption, V_{MGTAVCC} should be 1.0V $\pm 3\%$ over the entire CPLL frequency range.

Table 3: DC Characteristics Over Recommended Operating Conditions

| Symbol | Description | Min | Typ ⁽¹⁾ | Max | Units |
|--------------------------------|--|------|--------------------|-----|-------|
| V _{DRINT} | Data retention V _{CCINT} voltage (below which configuration data might be lost) | 0.75 | – | – | V |
| V _{DRI} | Data retention V _{CCAUX} voltage (below which configuration data might be lost) | 1.5 | – | – | V |
| I _{REF} | V _{REF} leakage current per pin | – | – | 15 | μA |
| I _L | Input or output leakage current per pin (sample-tested) | – | – | 15 | μA |
| C _{IN} ⁽²⁾ | Die input capacitance at the pad | – | – | 8 | pF |
| I _{RPU} | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 3.3V | 90 | – | 330 | μA |
| | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 2.5V | 68 | – | 250 | μA |
| | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.8V | 34 | – | 220 | μA |
| | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.5V | 23 | – | 150 | μA |
| | Pad pull-up (when selected) @ V _{IN} = 0V, V _{CCO} = 1.2V | 12 | – | 120 | μA |

Table 5: V_{IN} Maximum Allowed AC Voltage Overshoot and Undershoot for 1.8V HP I/O Banks⁽¹⁾⁽²⁾

| AC Voltage Overshoot | % of UI @-40°C to 100°C | AC Voltage Undershoot | % of UI @-40°C to 100°C |
|----------------------|-------------------------|-----------------------|-------------------------|
| $V_{CCO} + 0.55$ | 100 | -0.55 | 100 |
| $V_{CCO} + 0.60$ | 50.0 | -0.60 | 50.0 |
| $V_{CCO} + 0.65$ | 50.0 | -0.65 | 50.0 |
| $V_{CCO} + 0.70$ | 47.0 | -0.70 | 50.0 |
| $V_{CCO} + 0.75$ | 21.2 | -0.75 | 50.0 |
| $V_{CCO} + 0.80$ | 9.71 | -0.80 | 50.0 |
| $V_{CCO} + 0.85$ | 4.51 | -0.85 | 28.4 |
| $V_{CCO} + 0.90$ | 2.12 | -0.90 | 12.7 |
| $V_{CCO} + 0.95$ | 1.01 | -0.95 | 5.79 |

Notes:

1. A total of 200 mA per bank should not be exceeded.
2. For UI smaller than 20 μ s.

Table 6: Typical Quiescent Supply Current

| Symbol | Description | Device | Speed Grade | | | Units |
|---------------------|--------------------------------------|------------|-------------|------------|------|-------|
| | | | -3 | -2/-2L/-2G | -1 | |
| I _{CCINTQ} | Quiescent V_{CCINT} supply current | XC7V585T | 1483 | 1483 | 1483 | mA |
| | | XC7V2000T | N/A | 3756 | 3756 | mA |
| | | XC7VX330T | 1012 | 1012 | 1012 | mA |
| | | XC7VX415T | 1324 | 1324 | 1324 | mA |
| | | XC7VX485T | 1578 | 1578 | 1578 | mA |
| | | XC7VX550T | 2214 | 2214 | 2214 | mA |
| | | XC7VX690T | 2214 | 2214 | 2214 | mA |
| | | XC7VX980T | N/A | 2580 | 2580 | mA |
| | | XC7VX1140T | N/A | 3448 | 3448 | mA |
| I _{CCOQ} | Quiescent V_{CCO} supply current | XC7V585T | 1 | 1 | 1 | mA |
| | | XC7V2000T | N/A | 1 | 1 | mA |
| | | XC7VX330T | 1 | 1 | 1 | mA |
| | | XC7VX415T | 1 | 1 | 1 | mA |
| | | XC7VX485T | 1 | 1 | 1 | mA |
| | | XC7VX550T | 1 | 1 | 1 | mA |
| | | XC7VX690T | 1 | 1 | 1 | mA |
| | | XC7VX980T | N/A | 1 | 1 | mA |
| | | XC7VX1140T | N/A | 1 | 1 | mA |

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the ISE® Design Suite 14.5 and Vivado® Design Suite 2013.1 as outlined in [Table 14](#).

Table 14: Virtex-7 T and XT FPGA Speed Specification Version By Device/Speed Grade

| Version In: | | Typical V _{CCINT} | Device |
|-------------|---------------|-----------------------------|---|
| ISE 14.5 | Vivado 2013.1 | (Table 2) | |
| 1.09 | 1.09 | 1.0V | XC7V585T, XC7VX485T |
| N/A | 1.08 | 1.0V | XC7V2000T |
| 1.08 | 1.08 | 1.0V | XC7VX330T, XC7VX415T, XC7VX550T, XC7VX690T, XC7VX980T |
| N/A | 1.08 | 1.0V | XC7VX1140T |

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-7 T and XT FPGAs.

Table 18: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface Generator⁽¹⁾⁽²⁾

| Memory Standard | I/O Bank Type | V _{CCAUX_IO} | Speed Grade | | | Units |
|-------------------------------|---------------|-----------------------|-------------|------------|------|-------|
| | | | -3 | -2/-2L/-2G | -1 | |
| 4:1 Memory Controllers | | | | | | |
| DDR3 | HP | 2.0V | 1866 | 1866 | 1600 | Mb/s |
| | HP | 1.8V | 1600 | 1333 | 1066 | Mb/s |
| | HR | N/A | 1066 | 1066 | 800 | Mb/s |
| DDR3L | HP | 2.0V | 1600 | 1600 | 1333 | Mb/s |
| | HP | 1.8V | 1333 | 1066 | 800 | Mb/s |
| | HR | N/A | 800 | 800 | 667 | Mb/s |
| DDR2 | HP | 2.0V | 800 | 800 | 800 | Mb/s |
| | HP | 1.8V | 800 | 800 | 800 | Mb/s |
| | HR | N/A | 800 | 800 | 800 | Mb/s |
| RLDRAM III | HP | 2.0V | 800 | 667 | 667 | MHz |
| | HP | 1.8V | 550 | 500 | 450 | MHz |
| | HR | N/A | | | N/A | |
| 2:1 Memory Controllers | | | | | | |
| DDR3 | HP | 2.0V | 1066 | 1066 | 800 | Mb/s |
| | HP | 1.8V | 1066 | 1066 | 800 | Mb/s |
| | HR | N/A | 1066 | 1066 | 800 | Mb/s |
| DDR3L | HP | 2.0V | 1066 | 1066 | 800 | Mb/s |
| | HP | 1.8V | 1066 | 1066 | 800 | Mb/s |
| | HR | N/A | 800 | 800 | 667 | Mb/s |
| DDR2 | HP | 2.0V | 800 | 800 | 800 | Mb/s |
| | HP | 1.8V | | | | |
| | HR | N/A | | | | |
| QDR II+ ⁽³⁾ | HP | 2.0V | 550 | 500 | 450 | MHz |
| | HP | 1.8V | | | | |
| | HR | N/A | | | | |
| RLDRAM II | HP | 2.0V | 533 | 500 | 450 | MHz |
| | HP | 1.8V | | | | |
| | HR | N/A | | | | |
| LPDDR2 | HP | 2.0V | 667 | 667 | 667 | Mb/s |
| | HP | 1.8V | 667 | 667 | 667 | Mb/s |
| | HR | N/A | 667 | 667 | 667 | Mb/s |

Notes:

1. V_{REF} tracking is required. For more information, see the 7 Series FPGAs Memory Interface Solutions User Guide ([UG586](#)).
2. When using the internal V_{REF} the maximum data rate is 800 Mb/s (400 MHz).
3. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

Table 19: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

| I/O Standard | T _{IOPI} | | | T _{IOOP} | | | T _{IOTP} | | | Units | |
|-----------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|--|
| | Speed Grade | | | Speed Grade | | | Speed Grade | | | | |
| | -3 | -2/-2L/-2G | -1 | -3 | -2/-2L/-2G | -1 | -3 | -2/-2L/-2G | -1 | | |
| LVCMOS15_F4 | 0.66 | 0.69 | 0.81 | 1.63 | 1.76 | 1.86 | 2.39 | 2.62 | 2.85 | ns | |
| LVCMOS15_F8 | 0.66 | 0.69 | 0.81 | 1.79 | 1.99 | 2.18 | 2.55 | 2.85 | 3.17 | ns | |
| LVCMOS15_F12 | 0.66 | 0.69 | 0.81 | 1.40 | 1.54 | 1.65 | 2.16 | 2.40 | 2.64 | ns | |
| LVCMOS15_F16 | 0.66 | 0.69 | 0.81 | 1.37 | 1.51 | 1.61 | 2.13 | 2.37 | 2.60 | ns | |
| LVCMOS12_S4 | 0.88 | 0.91 | 1.00 | 2.53 | 2.67 | 2.76 | 3.29 | 3.53 | 3.75 | ns | |
| LVCMOS12_S8 | 0.88 | 0.91 | 1.00 | 2.05 | 2.18 | 2.28 | 2.81 | 3.04 | 3.27 | ns | |
| LVCMOS12_S12 ⁽¹⁾ | 0.88 | 0.91 | 1.00 | 1.75 | 1.89 | 1.98 | 2.51 | 2.75 | 2.97 | ns | |
| LVCMOS12_F4 | 0.88 | 0.91 | 1.00 | 1.94 | 2.07 | 2.17 | 2.70 | 2.93 | 3.16 | ns | |
| LVCMOS12_F8 | 0.88 | 0.91 | 1.00 | 1.50 | 1.64 | 1.73 | 2.26 | 2.50 | 2.72 | ns | |
| LVCMOS12_F12 ⁽¹⁾ | 0.88 | 0.91 | 1.00 | 1.54 | 1.71 | 1.87 | 2.30 | 2.57 | 2.86 | ns | |
| SSTL135_S | 0.61 | 0.64 | 0.73 | 1.27 | 1.40 | 1.50 | 2.03 | 2.26 | 2.49 | ns | |
| SSTL15_S | 0.61 | 0.64 | 0.73 | 1.24 | 1.37 | 1.47 | 2.00 | 2.23 | 2.46 | ns | |
| SSTL18_I_S | 0.64 | 0.67 | 0.76 | 1.59 | 1.74 | 1.85 | 2.35 | 2.60 | 2.84 | ns | |
| SSTL18_II_S | 0.64 | 0.67 | 0.76 | 1.27 | 1.40 | 1.50 | 2.03 | 2.26 | 2.49 | ns | |
| DIFF_SSTL135_S | 0.59 | 0.61 | 0.73 | 1.27 | 1.40 | 1.50 | 2.03 | 2.26 | 2.49 | ns | |
| DIFF_SSTL15_S | 0.63 | 0.67 | 0.77 | 1.24 | 1.37 | 1.47 | 2.00 | 2.23 | 2.46 | ns | |
| DIFF_SSTL18_I_S | 0.65 | 0.69 | 0.78 | 1.50 | 1.63 | 1.72 | 2.26 | 2.49 | 2.71 | ns | |
| DIFF_SSTL18_II_S | 0.65 | 0.69 | 0.78 | 1.13 | 1.22 | 1.25 | 1.89 | 2.08 | 2.24 | ns | |
| SSTL135_F | 0.61 | 0.64 | 0.73 | 1.04 | 1.17 | 1.26 | 1.80 | 2.03 | 2.25 | ns | |
| SSTL15_F | 0.61 | 0.64 | 0.73 | 1.04 | 1.17 | 1.26 | 1.80 | 2.03 | 2.25 | ns | |
| SSTL18_I_F | 0.64 | 0.67 | 0.76 | 1.12 | 1.22 | 1.26 | 1.88 | 2.08 | 2.25 | ns | |
| SSTL18_II_F | 0.64 | 0.67 | 0.76 | 1.05 | 1.18 | 1.28 | 1.81 | 2.04 | 2.27 | ns | |
| DIFF_SSTL135_F | 0.59 | 0.61 | 0.73 | 1.04 | 1.17 | 1.26 | 1.80 | 2.03 | 2.25 | ns | |
| DIFF_SSTL15_F | 0.63 | 0.67 | 0.77 | 1.04 | 1.17 | 1.26 | 1.80 | 2.03 | 2.25 | ns | |
| DIFF_SSTL18_I_F | 0.65 | 0.69 | 0.78 | 1.10 | 1.19 | 1.23 | 1.86 | 2.05 | 2.22 | ns | |
| DIFF_SSTL18_II_F | 0.65 | 0.69 | 0.78 | 1.02 | 1.10 | 1.14 | 1.78 | 1.96 | 2.13 | ns | |

Notes:

- This I/O standard is only available in the 3.3V high-range (HR) banks.

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

| I/O Standard | T _{IOPI} | | | T _{IOOP} | | | T _{IOTP} | | | Units | |
|------------------------|-------------------|------------|------|-------------------|------------|------|-------------------|------------|------|-------|--|
| | Speed Grade | | | Speed Grade | | | Speed Grade | | | | |
| | -3 | -2/-2L/-2G | -1 | -3 | -2/-2L/-2G | -1 | -3 | -2/-2L/-2G | -1 | | |
| LVDCI_15 | 0.59 | 0.62 | 0.73 | 1.98 | 2.23 | 2.58 | 2.62 | 2.99 | 3.40 | ns | |
| LVDCI_DV2_18 | 0.47 | 0.50 | 0.60 | 1.99 | 2.15 | 2.34 | 2.62 | 2.90 | 3.17 | ns | |
| LVDCI_DV2_15 | 0.59 | 0.62 | 0.73 | 1.98 | 2.23 | 2.58 | 2.62 | 2.99 | 3.40 | ns | |
| HSLVDCI_18 | 0.68 | 0.72 | 0.82 | 1.99 | 2.15 | 2.35 | 2.62 | 2.91 | 3.17 | ns | |
| HSLVDCI_15 | 0.68 | 0.72 | 0.82 | 1.98 | 2.23 | 2.58 | 2.62 | 2.99 | 3.40 | ns | |
| SSTL18_I_S | 0.68 | 0.72 | 0.82 | 1.02 | 1.15 | 1.24 | 1.66 | 1.90 | 2.07 | ns | |
| SSTL18_II_S | 0.68 | 0.72 | 0.82 | 1.17 | 1.29 | 1.37 | 1.81 | 2.05 | 2.19 | ns | |
| SSTL18_I_DCI_S | 0.68 | 0.72 | 0.82 | 0.92 | 1.06 | 1.17 | 1.56 | 1.82 | 1.99 | ns | |
| SSTL18_II_DCI_S | 0.68 | 0.72 | 0.82 | 0.88 | 0.98 | 1.08 | 1.51 | 1.74 | 1.90 | ns | |
| SSTL18_II_T_DCI_S | 0.68 | 0.72 | 0.82 | 0.92 | 1.06 | 1.17 | 1.56 | 1.82 | 1.99 | ns | |
| SSTL15_S | 0.68 | 0.72 | 0.82 | 0.94 | 1.06 | 1.15 | 1.58 | 1.82 | 1.97 | ns | |
| SSTL15_DCI_S | 0.68 | 0.72 | 0.82 | 0.94 | 1.06 | 1.15 | 1.57 | 1.82 | 1.97 | ns | |
| SSTL15_T_DCI_S | 0.68 | 0.72 | 0.82 | 0.94 | 1.06 | 1.15 | 1.57 | 1.82 | 1.97 | ns | |
| SSTL135_S | 0.69 | 0.72 | 0.82 | 0.97 | 1.10 | 1.19 | 1.60 | 1.85 | 2.01 | ns | |
| SSTL135_DCI_S | 0.69 | 0.72 | 0.82 | 0.97 | 1.09 | 1.19 | 1.60 | 1.85 | 2.01 | ns | |
| SSTL135_T_DCI_S | 0.69 | 0.72 | 0.82 | 0.97 | 1.09 | 1.19 | 1.60 | 1.85 | 2.01 | ns | |
| SSTL12_S | 0.69 | 0.72 | 0.82 | 0.96 | 1.09 | 1.18 | 1.60 | 1.84 | 2.00 | ns | |
| SSTL12_DCI_S | 0.69 | 0.72 | 0.82 | 1.03 | 1.17 | 1.27 | 1.66 | 1.92 | 2.09 | ns | |
| SSTL12_T_DCI_S | 0.69 | 0.72 | 0.82 | 1.03 | 1.17 | 1.27 | 1.66 | 1.92 | 2.09 | ns | |
| DIFF_SSTL18_I_S | 0.75 | 0.79 | 0.92 | 1.02 | 1.15 | 1.24 | 1.66 | 1.90 | 2.07 | ns | |
| DIFF_SSTL18_II_S | 0.75 | 0.79 | 0.92 | 1.17 | 1.29 | 1.37 | 1.81 | 2.05 | 2.19 | ns | |
| DIFF_SSTL18_I_DCI_S | 0.75 | 0.79 | 0.92 | 0.92 | 1.06 | 1.17 | 1.56 | 1.82 | 1.99 | ns | |
| DIFF_SSTL18_II_DCI_S | 0.75 | 0.79 | 0.92 | 0.88 | 0.98 | 1.08 | 1.51 | 1.74 | 1.90 | ns | |
| DIFF_SSTL18_II_T_DCI_S | 0.75 | 0.79 | 0.92 | 0.92 | 1.06 | 1.17 | 1.56 | 1.82 | 1.99 | ns | |
| DIFF_SSTL15_S | 0.68 | 0.72 | 0.82 | 0.94 | 1.06 | 1.15 | 1.58 | 1.82 | 1.97 | ns | |
| DIFF_SSTL15_DCI_S | 0.68 | 0.72 | 0.82 | 0.94 | 1.06 | 1.15 | 1.57 | 1.82 | 1.97 | ns | |
| DIFF_SSTL15_T_DCI_S | 0.68 | 0.72 | 0.82 | 0.94 | 1.06 | 1.15 | 1.57 | 1.82 | 1.97 | ns | |
| DIFF_SSTL135_S | 0.69 | 0.72 | 0.82 | 0.97 | 1.10 | 1.19 | 1.60 | 1.85 | 2.01 | ns | |
| DIFF_SSTL135_DCI_S | 0.69 | 0.72 | 0.82 | 0.97 | 1.09 | 1.19 | 1.60 | 1.85 | 2.01 | ns | |
| DIFF_SSTL135_T_DCI_S | 0.69 | 0.72 | 0.82 | 0.97 | 1.09 | 1.19 | 1.60 | 1.85 | 2.01 | ns | |
| DIFF_SSTL12_S | 0.69 | 0.72 | 0.82 | 0.96 | 1.09 | 1.18 | 1.60 | 1.84 | 2.00 | ns | |
| DIFF_SSTL12_DCI_S | 0.69 | 0.72 | 0.82 | 1.03 | 1.17 | 1.27 | 1.66 | 1.92 | 2.09 | ns | |
| DIFF_SSTL12_T_DCI_S | 0.69 | 0.72 | 0.82 | 1.03 | 1.17 | 1.27 | 1.66 | 1.92 | 2.09 | ns | |
| SSTL18_I_F | 0.68 | 0.72 | 0.82 | 0.94 | 1.06 | 1.15 | 1.58 | 1.82 | 1.97 | ns | |
| SSTL18_II_F | 0.68 | 0.72 | 0.82 | 0.97 | 1.09 | 1.16 | 1.61 | 1.84 | 1.99 | ns | |
| SSTL18_I_DCI_F | 0.68 | 0.72 | 0.82 | 0.89 | 1.02 | 1.10 | 1.53 | 1.77 | 1.92 | ns | |
| SSTL18_II_DCI_F | 0.68 | 0.72 | 0.82 | 0.89 | 1.02 | 1.10 | 1.53 | 1.77 | 1.92 | ns | |
| SSTL18_II_T_DCI_F | 0.68 | 0.72 | 0.82 | 0.89 | 1.02 | 1.10 | 1.53 | 1.77 | 1.92 | ns | |

Block RAM and FIFO Switching Characteristics

Table 31: Block RAM and FIFO Switching Characteristics

| Symbol | Description | Speed Grade | | | Units |
|--|---|-------------|------------|------------|---------|
| | | -3 | -2/-2L/-2G | -1 | |
| Block RAM and FIFO Clock-to-Out Delays | | | | | |
| T _{RCKO_DO} and T _{RCKO_DO_REG} ⁽¹⁾ | Clock CLK to DOUT output (without output register) ⁽²⁾⁽³⁾ | 1.57 | 1.80 | 2.08 | ns, Max |
| | Clock CLK to DOUT output (with output register) ⁽⁴⁾⁽⁵⁾ | 0.54 | 0.63 | 0.75 | ns, Max |
| T _{RCKO_DO_ECC} and T _{RCKO_DO_ECC_REG} | Clock CLK to DOUT output with ECC (without output register) ⁽²⁾⁽³⁾ | 2.35 | 2.58 | 3.26 | ns, Max |
| | Clock CLK to DOUT output with ECC (with output register) ⁽⁴⁾⁽⁵⁾ | 0.62 | 0.69 | 0.80 | ns, Max |
| T _{RCKO_DO_CASCOUP} and T _{RCKO_DO_CASCOUP_REG} | Clock CLK to DOUT output with Cascade (without output register) ⁽²⁾ | 2.21 | 2.45 | 2.80 | ns, Max |
| | Clock CLK to DOUT output with Cascade (with output register) ⁽⁴⁾ | 0.98 | 1.08 | 1.24 | ns, Max |
| T _{RCKO_FLAGS} | Clock CLK to FIFO flags outputs ⁽⁶⁾ | 0.65 | 0.74 | 0.89 | ns, Max |
| T _{RCKO_POINTERS} | Clock CLK to FIFO pointers outputs ⁽⁷⁾ | 0.79 | 0.87 | 0.98 | ns, Max |
| T _{RCKO_PARITY_ECC} | Clock CLK to ECCPARITY in ECC encode only mode | 0.66 | 0.72 | 0.80 | ns, Max |
| T _{RCKO_SDBIT_ECC} and T _{RCKO_SDBIT_ECC_REG} | Clock CLK to BITERR (without output register) | 2.17 | 2.38 | 3.01 | ns, Max |
| | Clock CLK to BITERR (with output register) | 0.57 | 0.65 | 0.76 | ns, Max |
| T _{RCKO_RDADDR_ECC} and T _{RCKO_RDADDR_ECC_REG} | Clock CLK to RDADDR output with ECC (without output register) | 0.64 | 0.74 | 0.90 | ns, Max |
| | Clock CLK to RDADDR output with ECC (with output register) | 0.71 | 0.79 | 0.92 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | |
| T _{RCKC_ADDRA} /T _{RCKC_ADDRA} | ADDR inputs ⁽⁸⁾ | 0.38/0.27 | 0.42/0.28 | 0.48/0.31 | ns, Min |
| T _{RDCK_DI_WF_NC} / T _{RCKD_DI_WF_NC} | Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode ⁽⁹⁾ | 0.49/0.51 | 0.55/0.53 | 0.63/0.57 | ns, Min |
| T _{RDCK_DI_RF} /T _{RCKD_DI_RF} | Data input setup/hold time when block RAM is configured in READ_FIRST mode ⁽⁹⁾ | 0.17/0.25 | 0.19/0.29 | 0.21/0.35 | ns, Min |
| T _{RDCK_DI_ECC} /T _{RCKD_DI_ECC} | DIN inputs with block RAM ECC in standard mode ⁽⁹⁾ | 0.42/0.37 | 0.47/0.39 | 0.53/0.43 | ns, Min |
| T _{RDCK_DI_ECCW} /T _{RCKD_DI_ECCW} | DIN inputs with block RAM ECC encode only ⁽⁹⁾ | 0.79/0.37 | 0.87/0.39 | 0.99/0.43 | ns, Min |
| T _{RDCK_DI_ECC_FIFO} / T _{RCKD_DI_ECC_FIFO} | DIN inputs with FIFO ECC in standard mode ⁽⁹⁾ | 0.89/0.47 | 0.98/0.50 | 1.12/0.54 | ns, Min |
| T _{RCKC_INJECTBITERR} / T _{RCKC_INJECTBITERR} | Inject single/double bit error in ECC mode | 0.49/0.30 | 0.55/0.31 | 0.63/0.34 | ns, Min |
| T _{RCKC_EN} /T _{RCKC_EN} | Block RAM Enable (EN) input | 0.30/0.17 | 0.33/0.18 | 0.38/0.20 | ns, Min |
| T _{RCKC_REGCE} /T _{RCKC_REGCE} | CE input of output register | 0.21/0.13 | 0.25/0.13 | 0.31/0.14 | ns, Min |
| T _{RCKC_RSTREG} /T _{RCKC_RSTREG} | Synchronous RSTREG input | 0.25/0.06 | 0.27/0.06 | 0.29/0.06 | ns, Min |
| T _{RCKC_RSTRAM} /T _{RCKC_RSTRAM} | Synchronous RSTRAM input | 0.27/0.35 | 0.29/0.37 | 0.31/0.39 | ns, Min |
| T _{RCKC_WEA} /T _{RCKC_WEA} | Write Enable (WE) input (Block RAM only) | 0.38/0.15 | 0.41/0.16 | 0.46/0.17 | ns, Min |
| T _{RCKC_WREN} /T _{RCKC_WREN} | WREN FIFO inputs | 0.39/0.25 | 0.39/0.30 | 0.40/0.37 | ns, Min |
| T _{RCKC_RDEN} /T _{RCKC_RDEN} | RDEN FIFO inputs | 0.36/0.26 | 0.36/0.30 | 0.37/0.37 | ns, Min |
| Reset Delays | | | | | |
| T _{RCO_FLAGS} | Reset RST to FIFO flags/pointers ⁽¹⁰⁾ | 0.76 | 0.83 | 0.93 | ns, Max |
| T _{RREC_RST} /T _{RREM_RST} | FIFO reset recovery and removal timing ⁽¹¹⁾ | 1.59/-0.68 | 1.76/-0.68 | 2.01/-0.68 | ns, Max |

Table 32: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | Units |
|--|---|-------------|------------|------|-------|
| | | -3 | -2/-2L/-2G | -1 | |
| T _{DSPDO_A_P} | A input to P output not using multiplier | 1.30 | 1.48 | 1.76 | ns |
| T _{DSPDO_C_P} | C input to P output | 1.13 | 1.30 | 1.55 | ns |
| Combinatorial Delays from Input Pins to Cascading Output Pins | | | | | |
| T _{DSPDO_{A; B}_{ACOUT; BCOUT}} | {A, B} input to {ACOUT, BCOUT} output | 0.47 | 0.53 | 0.63 | ns |
| T _{DSPDO_{A, B}_CARRYCASCOU_MULT} | {A, B} input to CARRYCASCOU output using multiplier | 3.44 | 3.94 | 4.69 | ns |
| T _{DSPDO_D_CARRYCASCOU_MULT} | D input to CARRYCASCOU output using multiplier | 3.36 | 3.85 | 4.58 | ns |
| T _{DSPDO_{A, B}_CARRYCASCOU} | {A, B} input to CARRYCASCOU output not using multiplier | 1.50 | 1.72 | 2.04 | ns |
| T _{DSPDO_C_CARRYCASCOU} | C input to CARRYCASCOU output | 1.34 | 1.53 | 1.83 | ns |
| Combinatorial Delays from Cascading Input Pins to All Output Pins | | | | | |
| T _{DSPDO_ACIN_P_MULT} | ACIN input to P output using multiplier | 3.09 | 3.55 | 4.24 | ns |
| T _{DSPDO_ACIN_P} | ACIN input to P output not using multiplier | 1.16 | 1.33 | 1.59 | ns |
| T _{DSPDO_ACIN_ACOUT} | ACIN input to ACOUT output | 0.32 | 0.37 | 0.45 | ns |
| T _{DSPDO_ACIN_CARRYCASCOU_MULT} | ACIN input to CARRYCASCOU output using multiplier | 3.30 | 3.79 | 4.52 | ns |
| T _{DSPDO_ACIN_CARRYCASCOU} | ACIN input to CARRYCASCOU output not using multiplier | 1.37 | 1.57 | 1.87 | ns |
| T _{DSPDO_PCIN_P} | PCIN input to P output | 0.94 | 1.08 | 1.29 | ns |
| T _{DSPDO_PCIN_CARRYCASCOU} | PCIN input to CARRYCASCOU output | 1.15 | 1.32 | 1.57 | ns |
| Clock to Outs from Output Register Clock to Output Pins | | | | | |
| T _{DSPCKO_P_PREG} | CLK PREG to P output | 0.33 | 0.35 | 0.39 | ns |
| T _{DSPCKO_CARRYCASCOU_PREG} | CLK PREG to CARRYCASCOU output | 0.44 | 0.50 | 0.59 | ns |
| Clock to Outs from Pipeline Register Clock to Output Pins | | | | | |
| T _{DSPCKO_P_MREG} | CLK MREG to P output | 1.42 | 1.64 | 1.96 | ns |
| T _{DSPCKO_CARRYCASCOU_MREG} | CLK MREG to CARRYCASCOU output | 1.63 | 1.87 | 2.24 | ns |
| T _{DSPCKO_P_ADREG_MULT} | CLK ADREG to P output using multiplier | 2.30 | 2.63 | 3.13 | ns |
| T _{DSPCKO_CARRYCASCOU_ADREG_MULT} | CLK ADREG to CARRYCASCOU output using multiplier | 2.51 | 2.87 | 3.41 | ns |
| Clock to Outs from Input Register Clock to Output Pins | | | | | |
| T _{DSPCKO_P_AREG_MULT} | CLK AREG to P output using multiplier | 3.34 | 3.83 | 4.55 | ns |
| T _{DSPCKO_P_BREG} | CLK BREG to P output not using multiplier | 1.39 | 1.59 | 1.88 | ns |
| T _{DSPCKO_P_CREG} | CLK CREG to P output not using multiplier | 1.43 | 1.64 | 1.95 | ns |
| T _{DSPCKO_P_DREG_MULT} | CLK DREG to P output using multiplier | 3.32 | 3.80 | 4.51 | ns |

Table 32: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | Units |
|---|--|-------------|------------|--------|-------|
| | | -3 | -2/-2L/-2G | -1 | |
| Clock to Outs from Input Register Clock to Cascading Output Pins | | | | | |
| T _{DSPCKO_(ACOUT; BCOUT)_(AREG; BREG)} | CLK (ACOUT, BCOUT) to {A,B} register output | 0.55 | 0.62 | 0.74 | ns |
| T _{DSPCKO_CARRYCASOUT_{AREG, BREG}_MULT} | CLK (AREG, BREG) to CARRYCASOUT output using multiplier | 3.55 | 4.06 | 4.84 | ns |
| T _{DSPCKO_CARRYCASOUT_BREG} | CLK (BREG) to CARRYCASOUT output not using multiplier | 1.60 | 1.82 | 2.16 | ns |
| T _{DSPCKO_CARRYCASOUT_DREG_MULT} | CLK (DREG) to CARRYCASOUT output using multiplier | 3.52 | 4.03 | 4.79 | ns |
| T _{DSPCKO_CARRYCASOUT_CREG} | CLK (CREG) to CARRYCASOUT output | 1.64 | 1.88 | 2.23 | ns |
| Maximum Frequency | | | | | |
| F _{MAX} | With all registers used | 741.84 | 650.20 | 547.95 | MHz |
| F _{MAX_PATDET} | With pattern detector | 627.35 | 549.75 | 463.61 | MHz |
| F _{MAX_MULT_NOMREG} | Two register multiply without MREG | 412.20 | 360.75 | 303.77 | MHz |
| F _{MAX_MULT_NOMREG_PATDET} | Two register multiply without MREG with pattern detect | 374.25 | 327.65 | 276.01 | MHz |
| F _{MAX_PREADD_MULT_NOADREG} | Without ADREG | 468.82 | 408.66 | 342.70 | MHz |
| F _{MAX_PREADD_MULT_NOADREG_PATDET} | Without ADREG with pattern detect | 468.82 | 408.66 | 342.58 | MHz |
| F _{MAX_NOPIPELINEREG} | Without pipeline registers (MREG, ADREG) | 306.84 | 267.81 | 225.02 | MHz |
| F _{MAX_NOPIPELINEREG_PATDET} | Without pipeline registers (MREG, ADREG) with pattern detect | 285.23 | 249.13 | 209.38 | MHz |

Clock Buffers and Networks

Table 33: Global Clock Switching Characteristics (Including BUFGCTRL)

| Symbol | Description | Speed Grade | | | Units |
|---|--------------------------------|-------------|------------|-----------|-------|
| | | -3 | -2/-2L/-2G | -1 | |
| T _{BCCCK_CE} /T _{BCCKC_CE} ⁽¹⁾ | CE pins setup/hold | 0.12/0.30 | 0.14/0.38 | 0.26/0.38 | ns |
| T _{BCCCK_S} /T _{BCCKC_S} ⁽¹⁾ | S pins setup/hold | 0.12/0.30 | 0.14/0.38 | 0.26/0.38 | ns |
| T _{BCCKO_O} ⁽²⁾ | BUFGCTRL delay from I0/I1 to O | 0.08 | 0.10 | 0.12 | ns |
| Maximum Frequency | | | | | |
| F _{MAX_BUFG} | Global clock tree (BUFG) | 741.00 | 710.00 | 625.00 | MHz |

Notes:

1. T_{BCCCK_CE} and T_{BCCKC_CE} must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2. T_{BGCKO_O} (BUFG delay from I0 to O) values are the same as T_{BCCKO_O} values.

Table 34: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol | Description | Speed Grade | | | Units |
|--------------------------|--------------------------------|-------------|------------|--------|-------|
| | | -3 | -2/-2L/-2G | -1 | |
| T _{BLOCKO_O} | Clock to out delay from I to O | 1.04 | 1.14 | 1.32 | ns |
| Maximum Frequency | | | | | |
| F _{MAX_BUFIO} | I/O clock tree (BUFIO) | 800.00 | 800.00 | 710.00 | MHz |

Table 35: Regional Clock Buffer Switching Characteristics (BUFR)

| Symbol | Description | Speed Grade | | | Units |
|--------------------------------------|---|-------------|------------|--------|-------|
| | | -3 | -2/-2L/-2G | -1 | |
| T _{BRCKO_O} | Clock to out delay from I to O | 0.60 | 0.65 | 0.77 | ns |
| T _{BRCKO_O_BYP} | Clock to out delay from I to O with Divide Bypass attribute set | 0.30 | 0.32 | 0.38 | ns |
| T _{BRDO_O} | Propagation delay from CLR to O | 0.71 | 0.75 | 0.96 | ns |
| Maximum Frequency | | | | | |
| F _{MAX_BUFR} ⁽¹⁾ | Regional clock tree (BUFR) | 600.00 | 540.00 | 450.00 | MHz |

Notes:

1. The maximum input frequency to the BUFR and BUFMR is the BUFIO F_{MAX} frequency.

Table 36: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol | Description | Speed Grade | | | Units |
|--|--------------------------------|-------------|------------|-----------|-------|
| | | -3 | -2/-2L/-2G | -1 | |
| T _{BHCKO_O} | BUFH delay from I to O | 0.10 | 0.11 | 0.13 | ns |
| T _{BHCKC_CE} /T _{BHKKC_CE} | CE pin setup and hold | 0.20/0.16 | 0.23/0.20 | 0.38/0.21 | ns |
| Maximum Frequency | | | | | |
| F _{MAX_BUFH} | Horizontal clock buffer (BUFH) | 741.00 | 710.00 | 625.00 | MHz |

Table 37: Duty Cycle Distortion and Clock Tree Skew

| Symbol | Description | Device | Speed Grade | | | Units |
|------------------------|--|------------|-------------|------------|------|-------|
| | | | -3 | -2/-2L/-2G | -1 | |
| T _{DCD_CLK} | Global clock tree duty cycle distortion ⁽¹⁾ | All | 0.20 | 0.20 | 0.20 | ns |
| T _{CKSKEW} | Global clock tree skew ⁽²⁾ | XC7V585T | 0.75 | 0.91 | 0.98 | ns |
| | | XC7V2000T | N/A | 0.39 | 0.39 | ns |
| | | XC7VX330T | 0.60 | 0.74 | 0.79 | ns |
| | | XC7VX415T | 0.76 | 0.84 | 0.91 | ns |
| | | XC7VX485T | 0.60 | 0.74 | 0.79 | ns |
| | | XC7VX550T | 0.73 | 0.88 | 0.96 | ns |
| | | XC7VX690T | 0.73 | 0.88 | 0.96 | ns |
| | | XC7VX980T | N/A | 0.91 | 0.98 | ns |
| | | XC7VX1140T | N/A | 0.39 | 0.39 | ns |
| T _{DCD_BUFO} | I/O clock tree duty cycle distortion | All | 0.12 | 0.12 | 0.12 | ns |
| T _{BUFIOSKEW} | I/O clock tree skew across one clock region | All | 0.02 | 0.02 | 0.02 | ns |
| T _{DCD_BUFR} | Regional clock tree duty cycle distortion | All | 0.15 | 0.15 | 0.15 | ns |

Notes:

- These parameters represent the worst-case duty cycle distortion observable at the I/O flip-flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements in a single SLR. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer tools to evaluate clock skew specific to your application.

MMCM Switching Characteristics

Table 38: MMCM Specification

| Symbol | Description | Speed Grade | | | Units |
|---------------------------------|--|---|------------|---------|-------|
| | | -3 | -2/-2L/-2G | -1 | |
| MMCM_F _{INMAX} | Maximum input clock frequency | 1066.00 | 933.00 | 800.00 | MHz |
| MMCM_F _{INMIN} | Minimum input clock frequency | 10 | 10 | 10 | MHz |
| MMCM_F _{INJITTER} | Maximum input clock period jitter | < 20% of clock input period or 1 ns Max | | | |
| MMCM_F _{INDUTY} | Allowable input duty cycle: 10—49 MHz | 25 | 25 | 25 | % |
| | Allowable input duty cycle: 50—199 MHz | 30 | 30 | 30 | % |
| | Allowable input duty cycle: 200—399 MHz | 35 | 35 | 35 | % |
| | Allowable input duty cycle: 400—499 MHz | 40 | 40 | 40 | % |
| | Allowable input duty cycle: >500 MHz | 45 | 45 | 45 | % |
| MMCM_F _{MIN_PSCLK} | Minimum dynamic phase shift clock frequency | 0.01 | 0.01 | 0.01 | MHz |
| MMCM_F _{MAX_PSCLK} | Maximum dynamic phase shift clock frequency | 550.00 | 500.00 | 450.00 | MHz |
| MMCM_F _{VCOMIN} | Minimum MMCM VCO frequency | 600.00 | 600.00 | 600.00 | MHz |
| MMCM_F _{VCOMAX} | Maximum MMCM VCO frequency | 1600.00 | 1440.00 | 1200.00 | MHz |
| MMCM_F _{BANDWIDTH} | Low MMCM bandwidth at typical ⁽¹⁾ | 1.00 | 1.00 | 1.00 | MHz |
| | High MMCM bandwidth at typical ⁽¹⁾ | 4.00 | 4.00 | 4.00 | MHz |
| MMCM_T _{STATPHAOFFSET} | Static phase offset of the MMCM outputs ⁽²⁾ | 0.12 | 0.12 | 0.12 | ns |
| MMCM_T _{OUTJITTER} | MMCM output jitter | Note 3 | | | |
| MMCM_T _{OUTDUTY} | MMCM output clock duty cycle precision ⁽⁴⁾ | 0.20 | 0.20 | 0.20 | ns |

PLL Switching Characteristics

Table 39: PLL Specification

| Symbol | Description | Speed Grade | | | Units |
|--------------------------------|---|---|------------|---------|-------|
| | | -3 | -2/-2L/-2G | -1 | |
| PLL_F _{INMAX} | Maximum input clock frequency | 1066.00 | 933.00 | 800.00 | MHz |
| PLL_F _{INMIN} | Minimum input clock frequency | 19.00 | 19.00 | 19.00 | MHz |
| PLL_F _{INJITTER} | Maximum input clock period jitter | < 20% of clock input period or 1 ns Max | | | |
| PLL_F _{INDUTY} | Allowable input duty cycle: 19—49 MHz | 25 | 25 | 25 | % |
| | Allowable input duty cycle: 50—199 MHz | 30 | 30 | 30 | % |
| | Allowable input duty cycle: 200—399 MHz | 35 | 35 | 35 | % |
| | Allowable input duty cycle: 400—499 MHz | 40 | 40 | 40 | % |
| | Allowable input duty cycle: >500 MHz | 45 | 45 | 45 | % |
| PLL_F _{VCOMIN} | Minimum PLL VCO frequency | 800.00 | 800.00 | 800.00 | MHz |
| PLL_F _{VCOMAX} | Maximum PLL VCO frequency | 2133.00 | 1866.00 | 1600.00 | MHz |
| PLL_F _{BANDWIDTH} | Low PLL bandwidth at typical ⁽¹⁾ | 1.00 | 1.00 | 1.00 | MHz |
| | High PLL bandwidth at typical ⁽¹⁾ | 4.00 | 4.00 | 4.00 | MHz |
| PLL_T _{STATPHAOFFSET} | Static phase offset of the PLL outputs ⁽²⁾ | 0.12 | 0.12 | 0.12 | ns |
| PLL_T _{OUTJITTER} | PLL output jitter | Note 3 | | | |
| PLL_T _{OUTDUTY} | PLL output clock duty cycle precision ⁽⁴⁾ | 0.20 | 0.20 | 0.20 | ns |
| PLL_T _{LOCKMAX} | PLL maximum lock time | 100 | 100 | 100 | μs |
| PLL_F _{OUTMAX} | PLL maximum output frequency | 1066.00 | 933.00 | 800.00 | MHz |
| PLL_F _{OUTMIN} | PLL minimum output frequency ⁽⁵⁾ | 6.25 | 6.25 | 6.25 | MHz |
| PLL_T _{EXTFDVAR} | External clock feedback variation | < 20% of clock input period or 1 ns Max | | | |
| PLL_RST _{MINPULSE} | Minimum reset pulse width | 5.00 | 5.00 | 5.00 | ns |
| PLL_F _{PFDMAX} | Maximum frequency at the phase frequency detector | 550.00 | 500.00 | 450.00 | MHz |
| PLL_F _{PFDMIN} | Minimum frequency at the phase frequency detector | 19.00 | 19.00 | 19.00 | MHz |
| PLL_T _{FBDELAY} | Maximum delay in the feedback path | 3 ns Max or one CLKIN cycle | | | |

Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK

| | | | | | |
|--|--------------------|-----------|-----------|-----------|----------|
| T _{PLLDCK_DADDR/T_{PLLCKD_DADDR}} | DADDR setup/hold | 1.25/0.15 | 1.40/0.15 | 1.63/0.15 | ns, Min |
| T _{PLLDCK_DI/T_{PLLCKD_DI}} | DI setup/hold | 1.25/0.15 | 1.40/0.15 | 1.63/0.15 | ns, Min |
| T _{PLLDCK_DEN/T_{PLLCKD_DEN}} | DEN setup/hold | 1.76/0.00 | 1.97/0.00 | 2.29/0.00 | ns, Min |
| T _{PLLDCK_DWE/T_{PLLCKD_DWE}} | DWE setup/hold | 1.25/0.15 | 1.40/0.15 | 1.63/0.15 | ns, Min |
| T _{PLLCKO_DRDY} | CLK to out of DRDY | 0.65 | 0.72 | 0.99 | ns, Max |
| F _{DCK} | DCLK frequency | 200.00 | 200.00 | 200.00 | MHz, Max |

Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.
See http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm.
4. Includes global clock buffer.
5. Calculated as F_{VCO}/128 assuming output duty cycle is 50%.

Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

Table 45: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD_DELAY on HR I/O Banks (only)

| Symbol | Description | Device | Speed Grade | | | Units |
|---|--|------------|-------------|------------|------------|-------|
| | | | -3 | -2/-2L/-2G | -1 | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. ⁽¹⁾ | | | | | | |
| T_{PSFD}/T_{PHFD} | Full delay (legacy delay or default delay) Global clock Input and IFF ⁽²⁾ without MMCM/PLL with ZHOLD_DELAY on HR I/O banks | XC7V585T | 3.12/-0.37 | 3.19/-0.37 | 3.42/-0.37 | ns |
| | | XC7V2000T | N/A | N/A | N/A | ns |
| | | XC7VX330T | 2.90/-0.31 | 2.96/-0.31 | 3.16/-0.31 | ns |
| | | XC7VX415T | N/A | N/A | N/A | ns |
| | | XC7VX485T | N/A | N/A | N/A | ns |
| | | XC7VX550T | N/A | N/A | N/A | ns |
| | | XC7VX690T | N/A | N/A | N/A | ns |
| | | XC7VX980T | N/A | N/A | N/A | ns |
| | | XC7VX1140T | N/A | N/A | N/A | ns |

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch

Table 46: Clock-Capable Clock Input Setup and Hold With MMCM

| Symbol | Description | Device | Speed Grade | | | Units |
|--|---|------------|-------------|------------|------------|-------|
| | | | -3 | -2/-2L/-2G | -1 | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. ⁽¹⁾⁽²⁾ | | | | | | |
| $T_{PSMMCMCC}/T_{PHMMCMCC}$ | No delay clock-capable clock input and IFF ⁽³⁾ with MMCM | XC7V585T | 2.71/-0.10 | 3.00/-0.10 | 3.33/-0.10 | ns |
| | | XC7V2000T | N/A | 2.60/-0.24 | 2.87/-0.24 | ns |
| | | XC7VX330T | 2.58/-0.15 | 2.87/-0.15 | 3.18/-0.15 | ns |
| | | XC7VX415T | 2.73/0.01 | 3.03/0.01 | 3.36/0.01 | ns |
| | | XC7VX485T | 2.58/-0.15 | 2.87/-0.15 | 3.18/-0.15 | ns |
| | | XC7VX550T | 2.72/-0.09 | 3.01/-0.09 | 3.34/-0.09 | ns |
| | | XC7VX690T | 2.72/0.01 | 3.01/0.01 | 3.34/0.01 | ns |
| | | XC7VX980T | N/A | 3.01/-0.10 | 3.36/-0.10 | ns |
| | | XC7VX1140T | N/A | 2.61/-0.24 | 2.88/-0.24 | ns |

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
3. IFF = Input Flip-Flop or Latch
4. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 47: Clock-Capable Clock Input Setup and Hold With PLL

| Symbol | Description | Device | Speed Grade | | | Units |
|---|--|------------|-------------|------------|------------|-------|
| | | | -3 | -2/-2L/-2G | -1 | |
| Input Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard. ⁽¹⁾⁽²⁾ | | | | | | |
| $T_{PSPLLCC}/T_{PHPLLCC}$ | No delay clock-capable clock input and IFF ⁽³⁾ with PLL | XC7V585T | 3.07/-0.21 | 3.40/-0.21 | 3.72/-0.21 | ns |
| | | XC7V2000T | N/A | 2.99/-0.35 | 3.27/-0.35 | ns |
| | | XC7VX330T | 2.94/-0.26 | 3.26/-0.26 | 3.57/-0.26 | ns |
| | | XC7VX415T | 3.09/-0.10 | 3.42/-0.10 | 3.75/-0.10 | ns |
| | | XC7VX485T | 2.95/-0.26 | 3.26/-0.26 | 3.58/-0.26 | ns |
| | | XC7VX550T | 3.08/-0.20 | 3.40/-0.20 | 3.74/-0.20 | ns |
| | | XC7VX690T | 3.08/-0.10 | 3.40/-0.10 | 3.74/-0.10 | ns |
| | | XC7VX980T | N/A | 3.39/-0.21 | 3.72/-0.21 | ns |
| | | XC7VX1140T | N/A | 3.00/-0.35 | 3.27/-0.35 | ns |

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
3. IFF = Input Flip-Flop or Latch
4. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 48: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIN

| Symbol | Description | Speed Grade | | | Units |
|--|--|-------------|------------|------------|-------|
| | | -3 | -2/-2L/-2G | -1 | |
| Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIN for SSTL15 Standard. | | | | | |
| T_{PSCS}/T_{PHCS} | Setup/hold of I/O clock for HR I/O banks | -0.36/1.36 | -0.36/1.50 | -0.36/1.70 | ns |
| | Setup/hold of I/O clock for HP I/O banks | -0.34/1.39 | -0.34/1.53 | -0.34/1.73 | ns |

Table 49: Sample Window

| Symbol | Description | Speed Grade | | | Units |
|-------------------|--|-------------|------------|------|-------|
| | | -3 | -2/-2L/-2G | -1 | |
| T_{SAMP} | Sampling error at receiver pins ⁽¹⁾ | 0.51 | 0.56 | 0.61 | ns |
| T_{SAMP_BUFIN} | Sampling error at receiver pins using BUFIN ⁽²⁾ | 0.30 | 0.35 | 0.40 | ns |

Notes:

1. This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
 - CLK0 MMCM jitter
 - MMCM accuracy (phase offset)
 - MMCM phase shift resolution
 These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIN clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Table 55: GTX Transceiver Reference Clock Switching Characteristics

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|-------------|---------------------------------|------------------------|------------------|-----|-----|-------|
| | | | Min | Typ | Max | |
| F_{GCLK} | Reference clock frequency range | -3 speed grade | 60 | — | 700 | MHz |
| | | All other speed grades | 60 | — | 670 | MHz |
| T_{RCLK} | Reference clock rise time | 20% – 80% | — | 200 | — | ps |
| T_{FCLK} | Reference clock fall time | 80% – 20% | — | 200 | — | ps |
| T_{DCREF} | Reference clock duty cycle | Transceiver PLL only | 40 | 50 | 60 | % |




Figure 3: Reference Clock Timing Parameters

Table 56: GTX Transceiver PLL/Lock Time Adaptation

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|-------------|---|---|------------------|--------|-------------------|-------|
| | | | Min | Typ | Max | |
| T_{LOCK} | Initial PLL lock | | — | — | 1 | ms |
| T_{DLOCK} | Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE). | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | — | 50,000 | 37×10^6 | UI |
| | Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled. | | — | 50,000 | 2.3×10^6 | UI |

Table 57: GTX Transceiver User Clock Switching Characteristics⁽¹⁾⁽²⁾

| Symbol | Description | Data Width Conditions | | Speed Grade | | | Units |
|--------------------|-----------------------------|-----------------------|--------------------|-----------------------|-----------------------|-------------------|-------|
| | | Internal Logic | Interconnect Logic | -3/-2G ⁽³⁾ | -2/-2L ⁽³⁾ | -1 ⁽⁴⁾ | |
| F _{TXOUT} | TXOUTCLK maximum frequency | | | 412.500 | 412.500 | 312.500 | MHz |
| F _{RXOUT} | RXOUTCLK maximum frequency | | | 412.500 | 412.500 | 312.500 | MHz |
| F _{TXIN} | TXUSRCLK maximum frequency | 16-bit | 16-bit and 32-bit | 412.500 | 412.500 | 312.500 | MHz |
| | | 32-bit | 32-bit | 390.625 | 322.266 | 250.000 | MHz |
| F _{RXIN} | RXUSRCLK maximum frequency | 16-bit | 16-bit and 32-bit | 412.500 | 412.500 | 312.500 | MHz |
| | | 32-bit | 32-bit | 390.625 | 322.266 | 250.000 | MHz |
| F _{TXIN2} | TXUSRCLK2 maximum frequency | 16-bit | 16-bit | 412.500 | 412.500 | 312.500 | MHz |
| | | 16-bit and 32-bit | 32-bit | 390.625 | 322.266 | 250.000 | MHz |
| | | 64-bit | 64-bit | 195.313 | 161.133 | 125.000 | MHz |
| F _{RXIN2} | RXUSRCLK2 maximum frequency | 16-bit | 16-bit | 412.500 | 412.500 | 312.500 | MHz |
| | | 16-bit and 32-bit | 32-bit | 390.625 | 322.266 | 250.000 | MHz |
| | | 64-bit | 64-bit | 195.313 | 161.133 | 125.000 | MHz |

Notes:

1. Clocking must be implemented as described in the 7 Series FPGAs GTX/GTH Transceiver User Guide ([UG476](#)).
2. These frequencies are not supported for all possible transceiver configurations.
3. For speed grades -3, -2, -2L, and -2G, a 16-bit data path can only be used for speeds less than 6.6 Gb/s.
4. For speed grade -1, a 16-bit data path can only be used for speeds less than 5.0 Gb/s. For speed grade -1C with V_{CCINT} = 0.9V, as described in the *Lowering Power using the Voltage Identification Bit* application note ([XAPP555](#)), a 16-bit data path can only be used for speeds less than 3.8 Gb/s.

Table 58: GTX Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|------------------------------|--|--------------|-------|-----|---------------------|-------|
| F _{GTXTX} | Serial data rate range | | 0.500 | – | F _{GTXMAX} | Gb/s |
| T _{RTX} | TX rise time | 20%–80% | – | 40 | – | ps |
| T _{FTX} | TX fall time | 80%–20% | – | 40 | – | ps |
| T _{LLSKEW} | TX lane-to-lane skew ⁽¹⁾ | | – | – | 500 | ps |
| V _{TXOOBVDP} | Electrical idle amplitude | | – | – | 15 | mV |
| T _{TXOOBTRANSITION} | Electrical idle transition time | | – | – | 140 | ns |
| TJ _{12.5} | Total jitter ⁽²⁾⁽⁴⁾ | 12.5 Gb/s | – | – | 0.28 | UI |
| DJ _{12.5} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| TJ _{11.18} | Total jitter ⁽²⁾⁽⁴⁾ | 11.18 Gb/s | – | – | 0.28 | UI |
| DJ _{11.18} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| TJ _{10.3125} | Total jitter ⁽²⁾⁽⁴⁾ | 10.3125 Gb/s | – | – | 0.28 | UI |
| DJ _{10.3125} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| TJ _{9.953} | Total jitter ⁽²⁾⁽⁴⁾ | 9.953 Gb/s | – | – | 0.28 | UI |
| DJ _{9.953} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| TJ _{9.8} | Total jitter ⁽²⁾⁽⁴⁾ | 9.8 Gb/s | – | – | 0.28 | UI |
| DJ _{9.8} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |
| TJ _{8.0} | Total jitter ⁽²⁾⁽⁴⁾ | 8.0 Gb/s | – | – | 0.30 | UI |
| DJ _{8.0} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.15 | UI |
| TJ _{6.6_QPLL} | Total jitter ⁽²⁾⁽⁴⁾ | 6.6 Gb/s | – | – | 0.28 | UI |
| DJ _{6.6_QPLL} | Deterministic jitter ⁽²⁾⁽⁴⁾ | | – | – | 0.17 | UI |

Table 65: CPRI Protocol Characteristics (GTX Transceivers)

| Description | Line Rate (Mb/s) | Min | Max | Units |
|---|------------------|--------|--------|-------|
| CPRI Transmitter Jitter Generation | | | | |
| Total transmitter jitter | 614.4 | – | 0.35 | UI |
| | 1228.8 | – | 0.35 | UI |
| | 2457.6 | – | 0.35 | UI |
| | 3072.0 | – | 0.35 | UI |
| | 4915.2 | – | 0.3 | UI |
| | 6144.0 | – | 0.3 | UI |
| | 9830.4 | – | Note 1 | UI |
| CPRI Receiver Frequency Jitter Tolerance | | | | |
| Total receiver jitter tolerance | 614.4 | 0.65 | – | UI |
| | 1228.8 | 0.65 | – | UI |
| | 2457.6 | 0.65 | – | UI |
| | 3072.0 | 0.65 | – | UI |
| | 4915.2 | 0.95 | – | UI |
| | 6144.0 | 0.95 | – | UI |
| | 9830.4 | Note 1 | – | UI |

Notes:

1. Tested per SFP+ specification, see [Table 64](#).

GTH Transceiver Protocol Jitter Characteristics

For Table 75 through Table 80, the 7 Series FPGAs *GTX/GTH Transceiver User Guide* ([UG476](#)) contains recommended settings for optimal usage of protocol specific characteristics.

Table 75: Gigabit Ethernet Protocol Characteristics (GTH Transceivers)

| Description | Line Rate (Mb/s) | Min | Max | Units |
|--|------------------|-------|------|-------|
| Gigabit Ethernet Transmitter Jitter Generation | | | | |
| Total transmitter jitter (T_TJ) | 1250 | – | 0.24 | UI |
| Gigabit Ethernet Receiver High Frequency Jitter Tolerance | | | | |
| Total receiver jitter tolerance | 1250 | 0.749 | – | UI |

Table 76: XAUI Protocol Characteristics (GTH Transceivers)

| Description | Line Rate (Mb/s) | Min | Max | Units |
|--|------------------|------|------|-------|
| XAUI Transmitter Jitter Generation | | | | |
| Total transmitter jitter (T_TJ) | 3125 | – | 0.35 | UI |
| XAUI Receiver High Frequency Jitter Tolerance | | | | |
| Total receiver jitter tolerance | 3125 | 0.65 | – | UI |

Table 77: PCI Express Protocol Characteristics (GTH Transceivers)⁽¹⁾

| Standard | Description | Line Rate (Mb/s) | Min | Max | Units | |
|---|---|------------------|------|--------|-------|----|
| PCI Express Transmitter Jitter Generation | | | | | | |
| PCI Express Gen 1 | Total transmitter jitter | 2500 | – | 0.25 | UI | |
| PCI Express Gen 2 | Total transmitter jitter | 5000 | – | 0.25 | UI | |
| PCI Express Gen 3 ⁽²⁾ | Total transmitter jitter uncorrelated | 8000 | – | 31.25 | ps | |
| | Deterministic transmitter jitter uncorrelated | | – | 12 | ps | |
| PCI Express Receiver High Frequency Jitter Tolerance | | | | | | |
| PCI Express Gen 1 | Total receiver jitter tolerance | 2500 | 0.65 | – | UI | |
| PCI Express Gen 2 ⁽³⁾ | Receiver inherent timing error | 5000 | 0.40 | – | UI | |
| | Receiver inherent deterministic timing error | | 0.30 | – | UI | |
| PCI Express Gen 3 ⁽²⁾ | Receiver sinusoidal jitter tolerance | 0.03 MHz–1.0 MHz | 8000 | 1.00 | – | UI |
| | | 1.0 MHz–10 MHz | | Note 4 | – | UI |
| | | 10 MHz–100 MHz | | 0.10 | – | UI |

Notes:

1. Tested per card electromechanical (CEM) methodology.
2. PCI-SIG 3.0 certification and compliance test boards are currently not available.
3. Using common REFCLK.
4. Between 1 MHz and 10 MHz the minimum sinusoidal jitter roll-off with a slope of 20dB/decade.

Table 80: CPRI Protocol Characteristics (GTH Transceivers)

| Description | Line Rate (Mb/s) | Min | Max | Units |
|---|------------------|--------|--------|-------|
| CPRI Transmitter Jitter Generation | | | | |
| Total transmitter jitter | 614.4 | – | 0.35 | UI |
| | 1228.8 | – | 0.35 | UI |
| | 2457.6 | – | 0.35 | UI |
| | 3072.0 | – | 0.35 | UI |
| | 4915.2 | – | 0.3 | UI |
| | 6144.0 | – | 0.3 | UI |
| | 9830.4 | – | Note 1 | UI |
| CPRI Receiver Frequency Jitter Tolerance | | | | |
| Total receiver jitter tolerance | 614.4 | 0.65 | – | UI |
| | 1228.8 | 0.65 | – | UI |
| | 2457.6 | 0.65 | – | UI |
| | 3072.0 | 0.65 | – | UI |
| | 4915.2 | 0.95 | – | UI |
| | 6144.0 | 0.95 | – | UI |
| | 9830.4 | Note 1 | – | UI |

Notes:

- Tested per SFP+ specification, see [Table 79](#).

Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 81: Maximum Performance for PCI Express Designs

| Symbol | Description | Speed Grade | | | Units |
|-----------|--------------------------------|-------------|------------|--------|-------|
| | | -3 | -2/-2L/-2G | -1 | |
| FPIPECLK | Pipe clock maximum frequency | 250.00 | 250.00 | 250.00 | MHz |
| FUSERCLK | User clock maximum frequency | 500.00 | 500.00 | 250.00 | MHz |
| FUSERCLK2 | User clock 2 maximum frequency | 250.00 | 250.00 | 250.00 | MHz |
| FRPCLK | DRP clock maximum frequency | 250.00 | 250.00 | 250.00 | MHz |

| Date | Version | Description |
|------------|---------|--|
| 08/03/2012 | 1.5 | <p>Updated the descriptions, changed V_{IN} and Note 2 and added Note 4 in Table 1. In Table 2, changed descriptions and notes, removed Note 7, changed GTX transceiver parameters and values and added Note 12 and Note 13. Updated parameters in Table 3. Added Table 4 and Table 5. Updated the values for in Table 7. Updated LVCMS12 and the SSTLs in Table 9. Updated many of the specifications in Table 10 and Table 11.</p> <p>Updated the AC Switching Characteristics section, based upon Table 14, for the ISE 14.2 speed specifications throughout the document with appropriate changes to Table 15 and Table 16 including production release of the XC7VX485T in the -2 and -1 speed designations.</p> <p>Added notes and specifications to Table 18. Updated the IOB Pad Input/Output/3-State discussion and changed Table 21 by adding $T_{IOIBUFDISABLE}$.</p> <p>Removed many of the combinatorial delay specifications and T_{CINCK}/T_{CKCIN} from Table 28.</p> <p>Rearranged Table 51 including moving some parameters to Table 1. Added Table 56. Updated Table 57. In Table 59, updated SJ Jitter Tolerance with Stressed Eye section, page 48 and Note 8. Added Note 1, Note 2, and Note 3 to Table 62. Added Note 1 and Note 2 to Table 63, and line rate ranges. Updated Table 64 including adding Note 1. Updated Table 65 including adding Note 1. In Table 82 updated Note 1 and added Note 4. In Table 83, updated T_{POR} and F_{EMCCK}.</p> |
| 09/20/2012 | 1.6 | Removed the XC7V1500T device from data sheet. In Table 2 , revised V_{CCINT} and V_{CCBRAM} and added Note 3 . Updated some of the values in Table 7 . Revised Table 15 and Table 16 to include production release of the XC7V585T in the -2 and -1 speed designations. Added values for the XC7V585T in Table 50 . Updated Note 2 in Table 58 . |
| 09/26/2012 | 1.7 | Revised Table 15 and Table 16 to include production release of the XC7VX485T in the -3 speed designation. |
| 10/19/2012 | 1.8 | <p>Revised Table 15 and Table 16 to include production release of the XC7VX485T in the -2L (1.0V) speed designation.</p> <p>Removed -2L (0.9V) speed specifications from data sheet, this change includes edits to V_{CCINT} and V_{CCBRAM} in Table 2, editing Note 1 and removing Note 2 in Table 53. Also in Table 53, updated the F_{GTXMAX}, $F_{GTXQRANGE1}$, and $F_{GQPLL RANGE1}$ specification for -1 speed grade from 6.6 Gb/s to 8.0 Gb/s. Edited Note 4 in Table 57 and Note 3 in Table 72.</p> |
| 12/12/2012 | 1.9 | <p>Updated the AC Switching Characteristics section, based upon Table 14, for the ISE 14.3 speed specifications throughout the document. Revised Table 15 and Table 16 to include production release of the XC7V585T in the -3 and -2L(1.0V) speed designations. Updated the notes in Table 50.</p> <p>Updated GTH Transceiver Specifications including removal of GTH Transceiver DC Characteristics section (use the XPE (download at http://www.xilinx.com/power)). Updated Table 68 and added Table 71, Table 73, and Table 74. Removed Note 4 from Table 82.</p> |
| 12/24/2012 | 1.10 | <p>Updated the AC Switching Characteristics section, based upon Table 14, for the ISE 14.4 and Vivado 2012.4 speed specifications throughout the document. Revised the XC7V2000T in the -1 and -2 speed designations Table 15 to preliminary.</p> <p>Added the GTH Transceiver Protocol Jitter Characteristics section. Updated T_{TCKTDO} and added Internal Configuration Access Port section to Table 83.</p> |
| 01/31/2013 | 1.11 | <p>Added Note 2 to Table 2. Revised Table 15 and Table 16 to include production release of the XC7V2000T in the -1 and -2 speed specifications. Updated Note 1 in Table 35. Updated the notes in Table 37, Table 40 through Table 43, Table 46, and Table 47. In Table 66, updated D_{VPPIN}. In Table 67, updated V_{IDIFF}. Removed T_{LOCK} and T_{PHASE} from Table 70. Updated T_{DLOCK} in Table 71.</p> |
| 03/07/2013 | 1.12 | <p>Updated the AC Switching Characteristics section, based upon Table 14, for the ISE 14.5 and Vivado 2013.1 speed specifications throughout the document. Revised Table 15 and Table 16 to include production release of the XC7VX690T.</p> <p>Revised D_{VPPOUT} in Table 66. Updated values in Table 67 and Table 74. Removed Note 1 from Table 68. Updated $MMCM_F_{PFDMAX}$ in Table 38 and PLL_F_{PFDMAX} in Table 39. Added skew values to Table 50.</p> |