
# E·XFL



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	54150
Number of Logic Elements/Cells	693120
Total RAM Bits	54190080
Number of I/O	600
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	1924-BBGA, FCBGA
Supplier Device Package	1927-FCBGA (45x45)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc7vx690t-3ffg1927e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Symbol	Description	Min	Max	Units
V <sub>MGTAVTTRCAL</sub>	Analog supply voltage for the resistor calibration circuit of the GTX/GTH transceiver column	-0.5	1.32	V
V <sub>IN</sub>	Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage	-0.5	1.26	V
	DC input current for receiver input pins DC coupled V <sub>MGTAVTT</sub> = 1.2V	-	14	mA
IDCOUT	DC output current for transmitter pins DC coupled V <sub>MGTAVTT</sub> = 1.2V	-	14	mA
XADC	1	+		<u>-</u>
V <sub>CCADC</sub>	XADC supply relative to GNDADC	-0.5	2.0	V
V <sub>REFP</sub>	XADC reference input relative to GNDADC	-0.5	2.0	V
Temperature		k		
T <sub>STG</sub>	Storage temperature (ambient)	-65	150	°C
Ŧ	Maximum soldering temperature for Pb/Sn component bodies <sup>(6)</sup>	-	+220	°C
T <sub>SOL</sub>	Maximum soldering temperature for Pb-free component bodies <sup>(6)</sup>	-	+260	°C
T <sub>i</sub>	Maximum junction temperature <sup>(6)</sup>	_	+125	°C

### Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)

Notes:

 Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

2. The lower absolute voltage specification always applies.

- 3. For I/O operation, refer to the 7 Series FPGAs SelectIO Resources User Guide (UG471).
- 4. The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see Table 4 and Table 5.

5. See Table 10 for TMDS\_33 specifications.

6. For soldering guidelines and thermal considerations, see the 7 Series FPGA Packaging and Pinout Specification (UG475).

### Table 2: Recommended Operating Conditions<sup>(1)(2)</sup>

Symbol	Description	Min	Тур	Max	Units
FPGA Logic			*		
	Internal supply voltage	0.97	1.00	1.03	V
V <sub>CCINT</sub> <sup>(3)</sup>	Internal supply voltage for -1C devices with voltage identification (VID) bit programmed to run at 0.9V typical <sup>(4)</sup> .	0.87	0.90	0.93	V
	Block RAM supply voltage	0.97	1.00	1.03	V
V <sub>CCBRAM</sub> <sup>(3)</sup>	Block RAM supply voltage for -1C devices with voltage identification (VID) bit programmed to run at 0.9V typical <sup>(4)</sup> .	0.87	0.90	1.03	V
V <sub>CCAUX</sub>	Auxiliary supply voltage	1.71	1.80	1.89	V
V (5)(6)	Supply voltage for 3.3V HR I/O banks	1.14	_	3.465	V
V <sub>CCO</sub> <sup>(5)(6)</sup>	Supply voltage for 1.8V HP I/O banks	1.14	_	1.89	V
N/	Auxiliary supply voltage when set to 1.8V	1.71	1.80	1.89	V
V <sub>CCAUX_IO</sub>	Auxiliary supply voltage when set to 2.0V	1.94	2.00	2.06	V
	I/O input voltage	-0.20	_	V <sub>CCO</sub> + 0.2	V
V <sub>IN</sub> <sup>(7)</sup>	I/O input voltage (when V <sub>CCO</sub> = 3.3V) for V <sub>REF</sub> and differential I/O standards except TMDS_33 <sup>(8)</sup>	-0.20	_	2.625	V
I <sub>IN</sub> <sup>(9)</sup>	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	_	-	10	mA
V <sub>CCBATT</sub> <sup>(10)</sup>	Battery voltage	1.0	-	1.89	V

# Table 5: VIN Maximum Allowed AC Voltage Overshoot and Undershoot for 1.8V HP I/O Banks<sup>(1)(2)</sup>

AC Voltage Overshoot	% of UI @-40°C to 100°C	AC Voltage Undershoot	% of UI @-40°C to 100°C
V <sub>CCO</sub> + 0.55	100	-0.55	100
V <sub>CCO</sub> + 0.60	50.0	-0.60	50.0
V <sub>CCO</sub> + 0.65	50.0	-0.65	50.0
V <sub>CCO</sub> + 0.70	47.0	-0.70	50.0
V <sub>CCO</sub> + 0.75	21.2	-0.75	50.0
V <sub>CCO</sub> + 0.80	9.71	-0.80	50.0
V <sub>CCO</sub> + 0.85	4.51	-0.85	28.4
V <sub>CCO</sub> + 0.90	2.12	-0.90	12.7
V <sub>CCO</sub> + 0.95	1.01	-0.95	5.79

#### Notes:

- 1. A total of 200 mA per bank should not be exceeded.
- 2. For UI smaller than 20  $\mu s.$

### Table 6: Typical Quiescent Supply Current

Ohl	Description	Device		Unito		
Symbol		Device	-3	-2/-2L/-2G	-1	Units
ICCINTQ	Quiescent V <sub>CCINT</sub> supply current	XC7V585T	1483	1483	1483	mA
		XC7V2000T	N/A	3756	3756	mA
		XC7VX330T	1012	1012	1012	mA
		XC7VX415T	1324	1324	1324	mA
		XC7VX485T	1578	1578	1578	mA
		XC7VX550T	2214	2214	2214	mA
		XC7VX690T	2214	2214	2214	mA
		XC7VX980T	N/A	2580	2580	mA
		XC7VX1140T	N/A	3448	3448	mA
I <sub>CCOQ</sub>	Quiescent V <sub>CCO</sub> supply current	XC7V585T	1	1	1	mA
		XC7V2000T	N/A	1	1	mA
		XC7VX330T	1	1	1	mA
		XC7VX415T	1	1	1	mA
		XC7VX485T	1	1	1	mA
		XC7VX550T	1	1	1	mA
		XC7VX690T	1	1	1	mA
		XC7VX980T	N/A	1	1	mA
		XC7VX1140T	N/A	1	1	mA

# Power-On/Off Power Supply Sequencing

The recommended power-on sequence is  $V_{CCINT}$ ,  $V_{CCBRAM}$ ,  $V_{CCAUX}$ ,  $V_{CCAUX, IO}$ , and  $V_{CCO}$  to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If  $V_{CCINT}$  and  $V_{CCBRAM}$  have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If  $V_{CCAUX}$ ,  $V_{CCAUX}$ ,  $V_{CCO}$  have the same recommended voltage levels then they can be powered by the same supply and ramped simultaneously.

For V<sub>CCO</sub> voltages of 3.3V in HR I/O banks and configuration bank 0:

- The voltage difference between V<sub>CCO</sub> and V<sub>CCAUX</sub> must not exceed 2.625V for longer than T<sub>VCCO2VCCAUX</sub> for each
  power-on/off cycle to maintain device reliability levels.
- The T<sub>VCCO2VCCAUX</sub> time can be allocated in any percentage between the power-on and power-off ramps.

The recommended power-on sequence to achieve minimum current draw for the GTX/GTH transceivers is  $V_{CCINT}$ ,  $V_{MGTAVCC}$ ,  $V_{MGTAVTT}$  OR  $V_{MGTAVCC}$ ,  $V_{CCINT}$ ,  $V_{MGTAVTT}$ . There is no recommended sequencing for  $V_{MGTVCCAUX}$ . Both  $V_{MGTAVCC}$  and  $V_{CCINT}$  can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from V<sub>MGTAVTT</sub> can be higher than specifications during power-up and power-down.

- When V<sub>MGTAVTT</sub> is powered before V<sub>MGTAVCC</sub> and V<sub>MGTAVTT</sub> V<sub>MGTAVCC</sub> > 150 mV and V<sub>MGTAVCC</sub> < 0.7V, the V<sub>MGTAVTT</sub> current draw can increase by 460 mA per transceiver during V<sub>MGTAVCC</sub> ramp up. The duration of the current draw can be up to 0.3 x T<sub>MGTAVCC</sub> (ramp time from GND to 90% of V<sub>MGTAVCC</sub>). The reverse is true for power-down.
- When V<sub>MGTAVTT</sub> is powered before V<sub>CCINT</sub> and V<sub>MGTAVTT</sub> V<sub>CCINT</sub> > 150 mV and V<sub>CCINT</sub> < 0.7V, the V<sub>MGTAVTT</sub> current draw can increase by 50 mA per transceiver during V<sub>CCINT</sub> ramp up. The duration of the current draw can be up to 0.3 x T<sub>VCCINT</sub> (ramp time from GND to 90% of V<sub>CCINT</sub>). The reverse is true for power-down.

# LVDS DC Specifications (LVDS\_25)

The LVDS standard is available in the HR I/O banks.

#### Table 12: LVDS\_25 DC Specifications(1)

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
V <sub>CCO</sub>	Supply voltage		2.375	2.500	2.625	V
V <sub>OH</sub>	Output High voltage for Q and $\overline{Q}$	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	-	-	1.675	V
V <sub>OL</sub>	Output Low voltage for Q and $\overline{Q}$	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	0.700	-	-	V
V <sub>ODIFF</sub>	Differential output voltage $(Q - \overline{Q})$ , Q = High $(\overline{Q} - Q)$ , $\overline{Q}$ = High	$R_T = 100 \ \Omega$ across Q and $\overline{Q}$ signals	247	350	600	mV
V <sub>OCM</sub>	Output common-mode voltage	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	1.000	1.250	1.425	V
V <sub>IDIFF</sub>	Differential input voltage $(Q - \overline{Q})$ , $Q = High (\overline{Q} - Q)$ , $\overline{Q} = High$		100	350	600	mV
V <sub>ICM</sub>	Input common-mode voltage	Input common-mode voltage		1.200	1.425	V

#### Notes:

1. Differential inputs for LVDS\_25 can be placed in banks with V<sub>CCO</sub> levels that are different from the required level for outputs. Consult the 7 Series FPGAs SelectIO Resources User Guide (UG471) for more information.

# LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks.

#### Table 13: LVDS DC Specifications

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
V <sub>CCO</sub>	Supply voltage		1.710	1.800	1.890	V
V <sub>OH</sub>	Output High voltage for Q and $\overline{Q}$	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	-	-	1.675	V
V <sub>OL</sub>	Output Low voltage for Q and $\overline{Q}$	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	0.825	-	-	V
V <sub>ODIFF</sub>	Differential output voltage $(Q - \overline{Q})$ , Q = High $(\overline{Q} - Q)$ , $\overline{Q}$ = High	$R_T = 100 \ \Omega$ across Q and $\overline{Q}$ signals	247	350	600	mV
V <sub>OCM</sub>	Output common-mode voltage	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	1.000	1.250	1.425	V
V <sub>IDIFF</sub>	Differential input voltage $(Q - \overline{Q})$ , Q = High $(\overline{Q} - Q)$ , $\overline{Q}$ = High	Common-mode input voltage = 1.25V	100	350	600	mV
V <sub>ICM</sub>	Input common-mode voltage	Differential input voltage = $\pm 350 \text{ mV}$	0.300	1.200	1.425	V

#### Notes:

1. Differential inputs for LVDS can be placed in banks with V<sub>CCO</sub> levels that are different from the required level for outputs. Consult the 7 Series FPGAs SelectIO Resources User Guide (UG471) for more information.

# **AC Switching Characteristics**

All values represented in this data sheet are based on the speed specifications in the ISE® Design Suite 14.5 and Vivado® Design Suite 2013.1 as outlined in Table 14.

Ver	sion In:	Typical V <sub>CCINT</sub>	Device	
ISE 14.5	Vivado 2013.1	(Table 2)	Device	
1.09	1.09	1.0V	XC7V585T, XC7VX485T	
N/A	1.08	1.0V	XC7V2000T	
1.08	1.08	1.0V	XC7VX330T, XC7VX415T, XC7VX550T, XC7VX690T, XC7VX980T	
N/A	1.08	1.0V	XC7VX1140T	

Table 14: Virtex-7 T and XT FPGA Speed Specification Version By Device/Speed Grade

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### **Production Product Specification**

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

# **Testing of AC Switching Characteristics**

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-7 T and XT FPGAs.

*Table 18:* Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface Generator<sup>(1)(2)</sup>

Momons Standard		V <sub>CCAUX_IO</sub>		Unito		
Memory Standard	I/O Bank Type		-3	-2/-2L/-2G	-1	Units
4:1 Memory Controllers		I				1
	HP	2.0V	1866	1866	1600	Mb/s
DDR3	HP	1.8V	1600	1333	1066	Mb/s
	HR	N/A	1066	1066	800	Mb/s
	HP	2.0V	1600	1600	1333	Mb/s
DDR3L	HP	1.8V	1333	1066	800	Mb/s
	HR	N/A	800	800	667	Mb/s
	HP	2.0V	800	800	800	Mb/s
DDR2	HP	1.8V	800	800	800	Mb/s
	HR	N/A	800	800	800	Mb/s
RLDRAM III	HP	2.0V	800	667	667	MHz
	HP	1.8V	550	500	450	MHz
	HR	N/A		N/A		
2:1 Memory Controllers						
	HP	2.0V	1066	1066	800	Mb/s
DDR3	HP	1.8V	1066	1066	800	Mb/s
	HR	N/A	1066	1066	800	Mb/s
	HP	2.0V	1066	1066	800	Mb/s
DDR3L	HP	1.8V	1066	1066	800	Mb/s
	HR	N/A	800	800	667	Mb/s
	HP	2.0V				
DDR2	HP	1.8V	800	800	800	Mb/s
	HR	N/A				
	HP	2.0V				
QDR II+ <sup>(3)</sup>	HP	1.8V	550	500	450	MHz
	HR	N/A	500	450	400	MHz
	HP	2.0V				
RLDRAM II	HP	1.8V	533	500	450	MHz
	HR	N/A				
	HP	2.0V	667	667	667	Mb/s
LPDDR2	HP	1.8V	667	667	667	Mb/s
	HR	N/A	667	667	667	Mb/s

#### Notes:

1. V<sub>REF</sub> tracking is required. For more information, see the 7 Series FPGAs Memory Interface Solutions User Guide (UG586).

2. When using the internal  $V_{REF}$  the maximum data rate is 800 Mb/s (400 MHz).

3. The maximum QDRII+ performance specifications are for burst-length 4 (BL = 4) implementations. Burst length 2 (BL = 2) implementations are limited to 333 MHz for all speed grades and I/O bank types.

# Input/Output Delay Switching Characteristics

## Table 26: Input/Output Delay Switching Characteristics

Symbol	Description	:	Units		
Symbol	Description	-3	-2/-2L/-2G	-1	Units
IDELAYCTRL	·				
T <sub>DLYCCO_RDY</sub>	Reset to ready for IDELAYCTRL	3.22	3.22	3.22	μs
F <sub>IDELAYCTRL_REF</sub>	Attribute REFCLK frequency = 200.0 <sup>(1)</sup>	200	200	200	MHz
	Attribute REFCLK frequency = 300.0 <sup>(1)</sup>	300	300	N/A	MHz
IDELAYCTRL_REF_PRECISION	REFCLK precision	±10	±10	±10	MHz
T <sub>IDELAYCTRL_RPW</sub>	Minimum reset pulse width	52.00	52.00	52.00	ns
IDELAY/ODELAY					
TIDELAYRESOLUTION	IDELAY/ODELAY chain delay resolution	1/	(32 x 2 x F <sub>RE</sub>	:F)	ps
	Pattern dependent period jitter in delay chain for clock pattern. <sup>(2)</sup>	0	0	0	ps per tap
$T_{\text{IDELAYPAT}_{\text{JIT}}}$ and $T_{\text{ODELAYPAT}_{\text{JIT}}}$	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(3)</sup>	±5	±5	±5	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(4)</sup>	±9	±9	±9	ps per tap
Tidelay_Clk_max/ Todelay_Clk_max	Maximum frequency of CLK input to IDELAY/ODELAY	800	800	710	MHz
TIDCCK_CE / TIDCKC_CE	CE pin setup/hold with respect to C for IDELAY	0.11/0.10	0.14/0.12	0.18/0.14	ns
T <sub>ODCCK_CE</sub> / T <sub>ODCKC_CE</sub>	CE pin setup/hold with respect to C for ODELAY	0.14/0.03	0.16/0.04	0.19/0.05	ns
TIDCCK_INC/ TIDCKC_INC	INC pin setup/hold with respect to C for IDELAY	0.10/0.14	0.12/0.16	0.14/0.20	ns
T <sub>ODCCK_INC</sub> / T <sub>ODCKC_INC</sub>	INC pin setup/hold with respect to C for ODELAY	0.10/0.07	0.12/0.08	0.13/0.09	ns
T <sub>IDCCK_RST</sub> / T <sub>IDCKC_RST</sub>	RST pin setup/hold with respect to C for IDELAY	0.13/0.08	0.14/0.10	0.16/0.12	ns
T <sub>ODCCK_RST</sub> / T <sub>ODCKC_RST</sub>	RST pin setup/hold with respect to C for ODELAY	0.16/0.04	0.19/0.06	0.24/0.08	ns
T <sub>IDDO_IDATAIN</sub>	Propagation delay through IDELAY	Note 5	Note 5	Note 5	ps
T <sub>ODDO_ODATAIN</sub>	Propagation delay through ODELAY	Note 5	Note 5	Note 5	ps

#### Notes:

- 1. Average tap delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
- 2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
- 3. When HIGH\_PERFORMANCE mode is set to TRUE.
- $\label{eq:head} \textbf{4.} \quad \textbf{When HIGH\_PERFORMANCE mode is set to FALSE}.$
- 5. Delay depends on IDELAY/ODELAY tap setting. See the timing report for actual values.

# CLB Distributed RAM Switching Characteristics (SLICEM Only)

## Table 29: CLB Distributed RAM Switching Characteristics

Cumhal	Description		l les ite		
Symbol	Description	-3	-2/-2L/-2G	-1	Units
Sequential Delays					
T <sub>SHCKO</sub> <sup>(1)</sup>	Clock to A – B outputs	0.68	0.70	0.85	ns, Max
Т <sub>SHCKO_1</sub>	Clock to AMUX – BMUX outputs	0.91	0.95	1.15	ns, Max
Setup and Hold Times Bef	ore/After Clock CLK				
T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>	A – D inputs to CLK	0.45/0.23	0.45/0.24	0.54/0.27	ns, Min
T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>	Address An inputs to clock	0.13/0.50	0.14/0.50	0.17/0.58	ns, Min
	Address An inputs through MUXs and/or carry logic to clock	0.40/0.16	0.42/0.17	0.52/0.23	ns, Min
T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>	WE input to clock	0.29/0.09	0.30/0.09	0.36/0.09	ns, Min
T <sub>CECK_LRAM</sub> /T <sub>CKCE_LRAM</sub>	CE input to CLK	0.29/0.09	0.30/0.09	0.37/0.09	ns, Min
Clock CLK					
T <sub>MPW</sub>	Minimum pulse width	0.68	0.77	0.91	ns, Min
T <sub>MCP</sub>	Minimum clock period	1.35	1.54	1.82	ns, Min

#### Notes:

1. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

# CLB Shift Register Switching Characteristics (SLICEM Only)

### Table 30: CLB Shift Register Switching Characteristics

Symbol	Description		Speed Grade			
Symbol	Description	-3	-2/-2L/-2G	-1	Units	
Sequential Delays			·			
T <sub>REG</sub>	Clock to A – D outputs	0.96	0.98	1.20	ns, Max	
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output	1.19	1.23	1.50	ns, Max	
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output	0.89	0.91	1.10	ns, Max	
Setup and Hold Times Before	/After Clock CLK					
T <sub>WS_SHFREG</sub> /T <sub>WH_SHFREG</sub>	WE input	0.26/0.09	0.27/0.09	0.33/0.09	ns, Min	
T <sub>CECK_SHFREG</sub> /T <sub>CKCE_SHFREG</sub>	CE input to CLK	0.27/0.09	0.28/0.09	0.33/0.09	ns, Min	
T <sub>DS_SHFREG</sub> /T <sub>DH_SHFREG</sub>	A – D inputs to CLK	0.28/0.26	0.28/0.26	0.33/0.30	ns, Min	
Clock CLK						
T <sub>MPW_SHFREG</sub>	Minimum pulse width	0.55	0.65	0.78	ns, Min	

# Table 32: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade			Units
Symbol	Description	-3	-2/-2L/-2G	-1	
T <sub>DSPDO_A_P</sub>	A input to P output not using multiplier	1.30	1.48	1.76	ns
T <sub>DSPDO_C_P</sub>	C input to P output	1.13	1.30	1.55	ns
Combinatorial Delays from Input Pins to	Cascading Output Pins				
T <sub>DSPDO_{</sub> A; B}_{ACOUT; BCOUT}	{A, B} input to {ACOUT, BCOUT} output	0.47	0.53	0.63	ns
T <sub>DSPDO_{</sub> A, B}_CARRYCASCOUT_MULT	{A, B} input to CARRYCASCOUT output using multiplier	3.44	3.94	4.69	ns
T <sub>DSPDO_D_CARRYCASCOUT_MULT</sub>	D input to CARRYCASCOUT output using multiplier	3.36	3.85	4.58	ns
T <sub>DSPDO_{</sub> A, B}_CARRYCASCOUT	{A, B} input to CARRYCASCOUT output not using multiplier	1.50	1.72	2.04	ns
T <sub>DSPDO_C_CARRYCASCOUT</sub>	C input to CARRYCASCOUT output	1.34	1.53	1.83	ns
Combinatorial Delays from Cascading In	out Pins to All Output Pins		. I		
T <sub>DSPDO_ACIN_P_MULT</sub>	ACIN input to P output using multiplier	3.09	3.55	4.24	ns
T <sub>DSPDO_ACIN_P</sub>	ACIN input to P output not using multiplier	1.16	1.33	1.59	ns
T <sub>DSPDO_ACIN_ACOUT</sub>	ACIN input to ACOUT output	0.32	0.37	0.45	ns
T <sub>DSPDO_ACIN_CARRYCASCOUT_MULT</sub>	ACIN input to CARRYCASCOUT output using multiplier	3.30	3.79	4.52	ns
T <sub>DSPDO_ACIN_CARRYCASCOUT</sub>	ACIN input to CARRYCASCOUT output not using multiplier	1.37	1.57	1.87	ns
T <sub>DSPDO_PCIN_P</sub>	PCIN input to P output	0.94	1.08	1.29	ns
T <sub>DSPDO_</sub> PCIN_CARRYCASCOUT	PCIN input to CARRYCASCOUT output	1.15	1.32	1.57	ns
Clock to Outs from Output Register Clock	k to Output Pins				
T <sub>DSPCKO_P_PREG</sub>	CLK PREG to P output	0.33	0.35	0.39	ns
TDSPCKO_CARRYCASCOUT_PREG	CLK PREG to CARRYCASCOUT output	0.44	0.50	0.59	ns
Clock to Outs from Pipeline Register Cloc	ck to Output Pins				
T <sub>DSPCKO_P_MREG</sub>	CLK MREG to P output	1.42	1.64	1.96	ns
T <sub>DSPCKO_CARRYCASCOUT_MREG</sub>	CLK MREG to CARRYCASCOUT output	1.63	1.87	2.24	ns
T <sub>DSPCKO_P_ADREG_MULT</sub>	CLK ADREG to P output using multiplier	2.30	2.63	3.13	ns
T <sub>DSPCKO_CARRYCASCOUT_ADREG_MULT</sub>	CLK ADREG to CARRYCASCOUT output using multiplier	2.51	2.87	3.41	ns
Clock to Outs from Input Register Clock t	to Output Pins				
T <sub>DSPCKO_P_AREG_MULT</sub>	CLK AREG to P output using multiplier	3.34	3.83	4.55	ns
T <sub>DSPCKO_P_BREG</sub>	CLK BREG to P output not using multiplier	1.39	1.59	1.88	ns
T <sub>DSPCKO_P_CREG</sub>	CLK CREG to P output not using multiplier	1.43	1.64	1.95	ns
T <sub>DSPCKO_P_DREG_MULT</sub>	CLK DREG to P output using multiplier	3.32	3.80	4.51	ns

# **Clock Buffers and Networks**

### Table 33: Global Clock Switching Characteristics (Including BUFGCTRL)

Cumbal	Description	S	Unito		
Symbol	Description	-3	-2/-2L/-2G	-1	Units
T <sub>BCCCK_CE</sub> /T <sub>BCCKC_CE</sub> <sup>(1)</sup>	CE pins setup/hold	0.12/0.30	0.14/0.38	0.26/0.38	ns
T <sub>BCCCK_S</sub> /T <sub>BCCKC_S</sub> <sup>(1)</sup>	S pins setup/hold	0.12/0.30	0.14/0.38	0.26/0.38	ns
T <sub>BCCKO_O</sub> <sup>(2)</sup>	BUFGCTRL delay from I0/I1 to O	0.08	0.10	0.12	ns
Maximum Frequency					
F <sub>MAX_BUFG</sub>	Global clock tree (BUFG)	741.00	710.00	625.00	MHz

#### Notes:

T<sub>BCCCK\_CE</sub> and T<sub>BCCKC\_CE</sub> must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These
parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are
optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between
clocks.

2. T<sub>BGCKO O</sub> (BUFG delay from I0 to O) values are the same as T<sub>BCCKO O</sub> values.

### Table 34: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description	Speed Grade		e	– Units
Symbol	Description	-3	-2/-2L/-2G	G -1	Units
Т <sub>ВЮСКО_О</sub>	Clock to out delay from I to O	1.04	1.14	1.32	ns
Maximum Frequency					
F <sub>MAX_BUFIO</sub>	I/O clock tree (BUFIO)	800.00	800.00	710.00	MHz

#### Table 35: Regional Clock Buffer Switching Characteristics (BUFR)

Symbol	Description	S,	Units			
Symbol	Description	-3 -2/-2L/-2G -1		-1		
T <sub>BRCKO_O</sub>	Clock to out delay from I to O	0.60	0.65	0.77	ns	
T <sub>BRCKO_O_BYP</sub>	Clock to out delay from I to O with Divide Bypass attribute set	0.30	0.32	0.38	ns	
T <sub>BRDO_O</sub>	Propagation delay from CLR to O	0.71	0.75	0.96	ns	
Maximum Frequency			L L			
F <sub>MAX_BUFR</sub> <sup>(1)</sup>	Regional clock tree (BUFR)	600.00	540.00	450.00	MHz	

#### Notes:

1. The maximum input frequency to the BUFR and BUFMR is the BUFIO  $\rm F_{MAX}$  frequency.

#### Table 36: Horizontal Clock Buffer Switching Characteristics (BUFH)

Symbol	Description	S	Units		
Symbol		-3	-2/-2L/-2G	-1	Units
Т <sub>ВНСКО_О</sub>	BUFH delay from I to O	0.10	0.11	0.13	ns
T <sub>BHCCK_CE</sub> /T <sub>BHCKC_CE</sub>	CE pin setup and hold	0.20/0.16	0.23/0.20	0.38/0.21	ns
Maximum Frequency					
F <sub>MAX_BUFH</sub>	Horizontal clock buffer (BUFH)	741.00	710.00	625.00	MHz

### Table 38: MMCM Specification (Cont'd)

Symbol	Description	S	Units		
Symbol	Description	-3	-2/-2L/-2G	-1	Units
MMCM_T <sub>LOCKMAX</sub>	MMCM maximum Lock Time	100	100	100	μs
MMCM_F <sub>OUTMAX</sub>	MMCM maximum output frequency	1066.00	933.00	800.00	MHz
MMCM_F <sub>OUTMIN</sub>	MMCM minimum output frequency <sup>(5)(6)</sup>	4.69	4.69	4.69	MHz
MMCM_T <sub>EXTFDVAR</sub>	External clock feedback variation	< 20% c	of clock inpu	t period or	I ns Max
MMCM_RST <sub>MINPULSE</sub>	Minimum reset pulse width	5.00	5.00	5.00	ns
MMCM_F <sub>PFDMAX</sub>	Maximum frequency at the phase frequency detector	550.00	500.00	450.00	MHz
MMCM_F <sub>PFDMIN</sub>	Minimum frequency at the phase frequency detector	10.00	10.00	10.00	MHz
MMCM_T <sub>FBDELAY</sub>	Maximum delay in the feedback path	3 n	s Max or or	ne CLKIN cy	/cle
MMCM Switching Characteristic	s Setup and Hold				
T <sub>MMCMDCK_PSEN</sub> / T <sub>MMCMCKD_PSEN</sub>	Setup and hold of phase-shift enable	1.04/0.00	1.04/0.00	1.04/0.00	ns
T <sub>MMCMDCK_PSINCDEC</sub> / T <sub>MMCMCKD_PSINCDEC</sub>	Setup and hold of phase-shift increment/decrement	1.04/0.00	1.04/0.00	1.04/0.00	ns
T <sub>MMCMCKO_PSDONE</sub>	Phase shift clock-to-out of PSDONE	0.59	0.68	0.81	ns
Dynamic Reconfiguration Port (	DRP) for MMCM Before and After DCLK				
T <sub>MMCMDCK_DADDR</sub> / T <sub>MMCMCKD_DADDR</sub>	DADDR setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T <sub>MMCMDCK_DI</sub> /T <sub>MMCMCKD_DI</sub>	DI setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T <sub>MMCMDCK_DEN</sub> /T <sub>MMCMCKD_DEN</sub>	DEN setup/hold	1.76/0.00	1.97/0.00	2.29/0.00	ns, Min
T <sub>MMCMDCK_DWE</sub> /T <sub>MMCMCKD_DWE</sub>	DWE setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T <sub>MMCMCKO_DRDY</sub>	CLK to out of DRDY	0.65	0.72	0.99	ns, Max
F <sub>DCK</sub>	DCLK frequency	200.00	200.00	200.00	MHz, Max

Notes:

1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.

2. The static offset is measured between any MMCM outputs with identical phase.

3. Values for this parameter are available in the Clocking Wizard. See <u>http://www.xilinx.com/products/intellectual-property/clocking\_wizard.htm</u>.

4. Includes global clock buffer.

- 5. Calculated as  $F_{VCO}\!/128$  assuming output duty cycle is 50%.
- 6. When CLKOUT4\_CASCADE = TRUE, MMCM\_F<sub>OUTMIN</sub> is 0.036 MHz.

# Table 42: Clock-Capable Clock Input to Output Delay With MMCM

Symbol	Description	Device	Speed Gra		9	- Units
Symbol		Device	-3	-2/-2L/-2G	-1	Units
SSTL15 Clock-Capa	able Clock Input to Output Delay using Output Flip-Flo	p, Fast Slew Rate,	with MMC	И.		
T <sub>ICKOFMMCMCC</sub>	Clock-capable clock input and OUTFF with MMCM	XC7V585T	1.07	1.07	1.07	ns
		XC7V2000T	N/A	0.82	0.82	ns
		XC7VX330T	1.01	1.01	1.01	ns
		XC7VX415T	1.07	1.07	1.07	ns
		XC7VX485T	0.91	0.91	0.91	ns
		XC7VX550T	0.97	0.97	0.97	ns
		XC7VX690T	1.07	1.07	1.07	ns
		XC7VX980T	N/A	0.96	0.96	ns
		XC7VX1140T	N/A	0.82	0.82	ns

#### Notes:

- 1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
- 2. MMCM output jitter is already included in the timing calculation.

#### Table 43: Clock-Capable Clock Input to Output Delay With PLL

Symbol	Description	Device	9	Units		
Symbol		Device	-3	-2/-2L/-2G	-1	Units
SSTL15 Clock-Capa	able Clock Input to Output Delay using Output Flip-Flo	p, Fast Slew Rate,	with PLL.			
TICKOFPLLCC	Clock-capable clock input and OUTFF with PLL	XC7V585T	0.96	0.96	0.96	ns
		XC7V2000T	N/A	0.71	0.71	ns
		XC7VX330T	0.90	0.90	0.90	ns
		XC7VX415T	0.96	0.96	0.96	ns
		XC7VX485T	0.80	0.80	0.80	ns
		XC7VX550T	0.86	0.86	0.86	ns
		XC7VX690T	0.96	0.96	0.96	ns
		XC7VX980T	N/A	0.85	0.85	ns
		XC7VX1140T	N/A	0.71	0.71	ns

#### Notes:

- 1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
- 2. PLL output jitter is already included in the timing calculation.

#### Table 44: Pin-to-Pin, Clock-to-Out using BUFIO

Symbol	Description	9	Units		
Symbol	Description	-3 -2/-2L/-2G	-1	Units	
SSTL15 Clock-Capa	ble Clock Input to Output Delay using Output Flip-Flop, Fast Slew R	ate, <i>with</i> BU	FIO.		
T <sub>ICKOFCS</sub>	Clock-to-out of I/O clock for HR I/O banks	4.93	5.52	6.20	ns
	Clock-to-out of I/O clock for HP I/O banks	4.85	5.44	6.11	ns

# **Device Pin-to-Pin Input Parameter Guidelines**

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

#### Table 45: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD\_DELAY on HR I/O Banks (only)

Cumbal	Description	Device	ę	Speed Grade	e	Unite			
Symbol	Description	Device	-3	-2/-2L/-2G	-1	Units			
Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)</sup>									
T <sub>PSFD</sub> / T <sub>PHFD</sub>	Global clock Input and IFF <sup>(2)</sup> without MMCM/PLL with ZHOLD_DELAY on HR I/O banks	XC7V585T	3.12/-0.37	3.19/-0.37	3.42/-0.37	ns			
		XC7V2000T	N/A	N/A	N/A	ns			
		XC7VX330T	2.90/-0.31	2.96/-0.31	3.16/-0.31	ns			
		XC7VX415T	N/A	N/A	N/A	ns			
		XC7VX485T	N/A	N/A	N/A	ns			
		XC7VX550T	N/A	N/A	N/A	ns			
		XC7VX690T	N/A	N/A	N/A	ns			
		XC7VX980T	N/A	N/A	N/A	ns			
		XC7VX1140T	N/A	N/A	N/A	ns			

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.

2. IFF = Input Flip-Flop or Latch

#### Table 46: Clock-Capable Clock Input Setup and Hold With MMCM

Symbol	Symbol Description Device		9	9	Units	
Symbol	Description	Device	-3	-2/-2L/-2G	-1	Units
Input Setup and H	old Time Relative to Global Clock Input Signal for SST	L15 Standard. <sup>(1</sup>	)(2)			
PSMMCMCC/ No delay clock-capable clock input and IFF <sup>(3)</sup> with	XC7V585T	2.71/-0.10	3.00/-0.10	3.33/-0.10	ns	
Трнммсмсс		XC7V2000T	N/A	2.60/-0.24	2.87/-0.24	ns
		XC7VX330T	2.58/-0.15	2.87/-0.15	3.18/-0.15	ns
		XC7VX415T	2.73/0.01	3.03/0.01	3.36/0.01	ns
		XC7VX485T	2.58/-0.15	2.87/-0.15	3.18/-0.15	ns
		XC7VX550T	2.72/-0.09	3.01/-0.09	3.34/-0.09	ns
		XC7VX690T	2.72/0.01	3.01/0.01	3.34/0.01	ns
	XC7VX980T	N/A	3.01/-0.10	3.36/-0.10	ns	
		XC7VX1140T	N/A	2.61/-0.24	2.88/-0.24	ns

#### Notes:

- 1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- 2. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
- 3. IFF = Input Flip-Flop or Latch
- 4. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 52 summarizes the DC specifications of the clock input of the GTX transceiver. Consult the 7 Series FPGAs GTX/GTH Transceiver User Guide (UG476) for further details.

Symbol	DC Parameter		Тур	Max	Units
V <sub>IDIFF</sub>	Differential peak-to-peak input voltage	250	-	2000	mV
R <sub>IN</sub>	Differential input resistance	-	100	-	Ω
C <sub>EXT</sub>	Required external AC coupling capacitor	-	100	-	nF

# **GTX Transceiver Switching Characteristics**

Consult the 7 Series FPGAs GTX/GTH Transceiver User Guide (UG476) for further information.

Table	53:	GTX	Transceiver	Performance
-------	-----	-----	-------------	-------------

Cumhal	Description Output Divider	Output Divider		Speed Grade	Unite	
Symbol		-3/-2G	-2/-2L	-1 <sup>(1)</sup>	Units	
F <sub>GTXMAX</sub> <sup>(2)</sup>	Maximum GTX transceiver	data rate	12.5	10.3125	8.0	Gb/s
F <sub>GTXMIN</sub> <sup>(2)</sup>	Minimum GTX transceiver of	lata rate	0.500	0.500	0.500	Gb/s
		1		3.2–6.6		Gb/s
		2		1.6–3.3		Gb/s
F <sub>GTXCRANGE</sub>	CPLL line rate range	4		0.8–1.65		Gb/s
		8		0.5–0.825		Gb/s
		16	N/A			Gb/s
	QPLL line rate range 1	1	5.93–8.0	5.93–8.0	5.93-8.0	Gb/s
		2	2.965-4.0	2.965-4.0	2.965-4.0	Gb/s
F <sub>GTXQRANGE1</sub>		4	1.4825–2.0	1.4825–2.0	1.4825–2.0	Gb/s
		8	0.74125–1.0	0.74125-1.0	0.74125-1.0	Gb/s
		16	N/A	N/A	N/A	Gb/s
		1	9.8–12.5	9.8–10.3125	N/A	Gb/s
		2	4.9–6.25	4.9-5.15625	N/A	Gb/s
F <sub>GTXQRANGE2</sub>	QPLL line rate range 2 <sup>(3)</sup>	4	2.45-3.125	2.45-2.578125	N/A	Gb/s
		8	1.225-1.5625	1.225-1.2890625	N/A	Gb/s
		16	0.6125-0.78125	0.6125-0.64453125	N/A	Gb/s
F <sub>GCPLLRANGE</sub>	GTX transceiver CPLL frequency range		1.6–3.3	1.6–3.3	1.6–3.3	GHz
F <sub>GQPLLRANGE1</sub>	GTX transceiver QPLL freq	uency range 1	5.93–8.0	5.93–8.0	5.93-8.0	GHz
F <sub>GQPLLRANGE2</sub>	GTX transceiver QPLL freq	uency range 2	9.8–12.5	9.8–10.3125	N/A	GHz

#### Notes:

 The -1 speed grade requires a 4-byte internal data width for operation above 5.0 Gb/s. A -1 speed grade with V<sub>CCINT</sub> = 0.9V, as described in tge *Lowering Power using the Voltage Identification Bit* application note (<u>XAPP555</u>), requires a 4-byte internal data width for operation above 3.8 Gb/s.

2. Data rates between 8.0 Gb/s and 9.8 Gb/s are not available.

3. For QPLL line rate range 2, the maximum line rate with the divider N set to 66 is 10.3125Gb/s.

### Table 54: GTX Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description	Speed Grade		e	Units
	Description	-3/-2G -2/-2L -1			Units
F <sub>GTXDRPCLK</sub>	GTXDRPCLK maximum frequency	175.01	175.01	156.25	MHz

Symbol	Desc	ription	Min	Тур	Max	Units
F <sub>GTXRX</sub>	Serial data rate	RX oversampler not enabled	0.500	-	F <sub>GTXMAX</sub>	Gb/s
T <sub>RXELECIDLE</sub>	Time for RXELECIDLE to respon	Time for RXELECIDLE to respond to loss or restoration of data		10	-	ns
RX <sub>OOBVDPP</sub>	OOB detect threshold peak-to-pe	OOB detect threshold peak-to-peak		-	150	mV
RX <sub>SST</sub>	Receiver spread-spectrum tracking <sup>(1)</sup>			-	0	ppm
RX <sub>RL</sub>	Run length (CID)		-	-	512	UI
117RL	Data/REFCLK PPM offset	Bit rates ≤ 6.6 Gb/s	-1250	-	1250	ppm
RX <sub>PPMTOL</sub>	tolerance	Bit rates $> 6.6$ Gb/s and $\le 8.0$ Gb/s	-700	-	700	ppm
		Bit rates > 8.0 Gb/s	-200	-	200	ppm
SJ Jitter Tolerance	(2)					
JT_SJ <sub>12.5</sub>	Sinusoidal jitter (QPLL) <sup>(3)</sup>	12.5 Gb/s	0.3	_	-	UI
JT_SJ <sub>11.18</sub>	Sinusoidal jitter (QPLL) <sup>(3)</sup>	11.18 Gb/s	0.3	-	-	UI
JT_SJ <sub>10.32</sub>	Sinusoidal jitter (QPLL) <sup>(3)</sup>	10.32 Gb/s	0.3	-	-	UI
JT_SJ <sub>9.95</sub>	Sinusoidal jitter (QPLL) <sup>(3)</sup>	9.95 Gb/s	0.3	-	-	UI
JT_SJ <sub>9.8</sub>	Sinusoidal jitter (QPLL) <sup>(3)</sup>	9.8 Gb/s	0.3	-	-	UI
JT_SJ <sub>8.0</sub>	Sinusoidal jitter (QPLL) <sup>(3)</sup>	8.0 Gb/s	0.44	-	-	UI
JT_SJ <sub>6.6_QPLL</sub>	Sinusoidal jitter (QPLL) <sup>(3)</sup>	6.6 Gb/s	0.48	-	-	UI
JT_SJ <sub>6.6_CPLL</sub>	Sinusoidal jitter (CPLL) <sup>(3)</sup>	6.6 Gb/s	0.44	-	-	UI
JT_SJ <sub>5.0</sub>	Sinusoidal jitter (CPLL) <sup>(3)</sup>	5.0 Gb/s	0.44	-	-	UI
JT_SJ <sub>4.25</sub>	Sinusoidal jitter (CPLL) <sup>(3)</sup>	4.25 Gb/s	0.44	-	-	UI
JT_SJ <sub>3.75</sub>	Sinusoidal jitter (CPLL) <sup>(3)</sup>	3.75 Gb/s	0.44	-	-	UI
JT_SJ <sub>3.2</sub>	Sinusoidal jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(4)</sup>	0.45	-	-	UI
JT_SJ <sub>3.2L</sub>	Sinusoidal jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(5)</sup>	0.45	-	-	UI
JT_SJ <sub>2.5</sub>	Sinusoidal jitter (CPLL) <sup>(3)</sup>	2.5 Gb/s <sup>(6)</sup>	0.5	-	-	UI
JT_SJ <sub>1.25</sub>	Sinusoidal jitter (CPLL) <sup>(3)</sup>	1.25 Gb/s <sup>(7)</sup>	0.5	-	-	UI
JT_SJ <sub>500</sub>	Sinusoidal jitter (CPLL) <sup>(3)</sup>	500 Mb/s	0.4	-	-	UI
SJ Jitter Tolerance	with Stressed Eye <sup>(2)</sup>		4			
JT_TJSE <sub>3.2</sub>		3.2 Gb/s	0.70	_	-	UI
JT_TJSE <sub>6.6</sub>	—— Total jitter with stressed eye <sup>(8)</sup>	6.6 Gb/s	0.70	_	-	UI
JT_SJSE <sub>3.2</sub>	Sinusoidal jitter with stressed	3.2 Gb/s	0.1	_	-	UI
JT_SJSE <sub>6.6</sub>	eye <sup>(8)</sup>	6.6 Gb/s	0.1	_	-	UI

### Table 59: GTX Transceiver Receiver Switching Characteristics

#### Notes:

- 1. Using RXOUT\_DIV = 1, 2, and 4.
- 2. All jitter values are based on a bit error ratio of  $1e^{-12}$ .
- 3. The frequency of the injected sinusoidal jitter is 80 MHz.
- 4. CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
- 5. CPLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
- 6. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
- 7. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
- 8. Composite jitter with RX equalizer enabled. DFE disabled.

Table 67 summarizes the DC specifications of the clock input of the GTH transceiver. Consult the 7 Series FPGAs GTX/GTH Transceiver User Guide (UG476) for further details.

Symbol	DC Parameter		Тур	Max	Units
V <sub>IDIFF</sub>	Differential peak-to-peak input voltage	350	_	2000	mV
R <sub>IN</sub>	Differential input resistance	-	100	_	Ω
C <sub>EXT</sub>	Required external AC coupling capacitor	-	100	-	nF

# **GTH Transceiver Switching Characteristics**

Consult the 7 Series FPGAs GTX/GTH Transceiver User Guide (UG476) for further information.

#### Table 68: GTH Transceiver Performance

Cumbal	Description Output I	Output Dividor	Speed Grade			
Symbol		Output Divider	-3E/-2GE	-2(C&I)/-2LE	-1(C&I) <sup>(1)</sup>	Units
F <sub>GTHMAX</sub>	Maximum GTH transceiver	data rate	13.1	11.3	8.5	Gb/s
F <sub>GTHMIN</sub>	Minimum GTH transceiver data rate         0.500		0.500	0.500	Gb/s	
		1	3.2-	10.3125	3.2-8.0	Gb/s
		2	1.6	6–5.16	1.6–4.0	Gb/s
F <sub>GTHCRANGE</sub>	CPLL line rate range	4	0.8	3–2.58	0.8–2.0	Gb/s
		8	0.5	5–1.29	0.5–1.0	Gb/s
		16		N/A		Gb/s
	QPLL line rate range 1	1	8.0–11.85	8.0–11.3	8.0-8.5	Gb/s
		2	4.0-5.925	4.0–5.65	4.0-4.25	Gb/s
F <sub>GTHQRANGE1</sub>		4	2.0-2.9625	2.0–2.825	2.0-2.125	Gb/s
		8	1.0-1.48125	1.0–1.4125	1.0-1.0625	Gb/s
		16	N/A			Gb/s
		1	11.85–13.1	N/A		Gb/s
		2	5.925-6.55	N/A		Gb/s
F <sub>GTHQRANGE2</sub>	QPLL line rate range 2	4	2.96-3.275	N//	4	Gb/s
		8	1.48–1.63	N//	A	Gb/s
		16	0.74–0.81	N/A		Gb/s
F <sub>GCPLLRANGE</sub>	GTH transceiver CPLL freq	uency range	1.6	5-5.16	1.6–4.0	GHz
F <sub>GQPLLRANGE1</sub>	GTH transceiver QPLL free	uency range 1	8.0–11.85	8.0–11.3	8.0-8.5	GHz
F <sub>GQPLLRANGE2</sub>	GTH transceiver QPLL free	uency range 2	11.85–13.1	N//	4	GHz

#### Notes:

 The -1 speed grade requires a 4-byte internal data width for operation above 5.0 Gb/s. A -1 speed grade with V<sub>CCINT</sub> = 0.9V, as described in the *Lowering Power using the Voltage Identification Bit* application note (XAPP555), requires a 4-byte internal data width for operation above 3.8 Gb/s.

#### Table 69: GTH Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description	Speed Grade				Units
	Description	-3/-2G -2L -2 -1			-1	Onits
F <sub>GTHDRPCLK</sub>	GTHDRPCLK maximum frequency	175	175	175	156	MHz

Symbol	Description	Conditions	AI	All Speed Grades		Units
	Description	Conditions	Min	Тур	Max	Units
F <sub>GCLK</sub>	Reference clock frequency range		60	-	820	MHz
T <sub>RCLK</sub>	Reference clock rise time	20% - 80%	-	200	-	ps
T <sub>FCLK</sub>	Reference clock fall time	80% - 20%	-	200	-	ps
T <sub>DCREF</sub>	Reference clock duty cycle	Transceiver PLL only	40	50	60	%




Figure 6: Reference Clock Timing Parameters

Table 71: GTH Transceiver PLL/Lock Time Ad	aptation
--	----------

Symbol	Description	Conditions	All Speed Grades			Units
	Description	Conditions	Min	Тур	Max	
T <sub>LOCK</sub>	Initial PLL lock		-	-	1	ms
Т <sub>DLOCK</sub>	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data	_	50,000	37 x10 <sup>6</sup>	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.	recovery (CDR) to the data present at the input.	_	50,000	2.3 x10 <sup>6</sup>	UI

# **XADC Specifications**

# Table 82: XADC Specifications

Parameter	Symbol	Comments/Conditions	Min	Тур	Max	Units
$V_{CCADC} = 1.8V \pm 5\%$ , $V_{REFP} = 1.8V$	1.25V, V <sub>REFN</sub>	= 0V, ADCCLK = 26 MHz, $T_j = -40^{\circ}C$ to 100°C,	Typical va	lues at	Г <sub>ј</sub> =+40°С	
ADC Accuracy <sup>(1)</sup>						
Resolution			12	-	-	Bits
Integral Nonlinearity <sup>(2)</sup>	INL		-	-	±3	LSBs
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	-	-	±1	LSBs
Offset Error		Offset calibration enabled	-	-	±6	LSBs
Gain Error		Gain calibration disabled	-	-	±0.5	%
Offset Matching		Offset calibration enabled	_	-	4	LSBs
Gain Matching		Gain calibration disabled	_	-	0.3	%
Sample Rate			0.1	-	1	MS/s
Signal to Noise Ratio <sup>(2)</sup>	SNR	F <sub>SAMPLE</sub> = 500KS/s, F <sub>IN</sub> = 20KHz	60	-	-	dB
RMS Code Noise		External 1.25V reference	_	_	2	LSBs
		On-chip reference	_	3	-	LSBs
Total Harmonic Distortion <sup>(2)</sup>	THD	F <sub>SAMPLE</sub> = 500KS/s, F <sub>IN</sub> = 20KHz	_	70	_	dB
ADC Accuracy at Extended T	emperatures	s (-55°C to 125°C)				
Resolution	-		10	_	_	Bits
Integral Nonlinearity <sup>(2)</sup>	INL		_	_	±1	LSB
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	_	_	±1	(at 10 bits)
Analog Inputs <sup>(3)</sup>						
ADC Input Ranges		Unipolar operation	0	_	1	V
		Bipolar operation	-0.5	_	+0.5	V
		Unipolar common mode range (FS input)	0	_	+0.5	V
		Bipolar common mode range (FS input)	+0.5	_	+0.6	V
Maximum External Channel Input Ranges		Adjacent channels set within these ranges should not corrupt measurements on adjacent channels	-0.1	_	V <sub>CCADC</sub>	V
Auxiliary Channel Full Resolution Bandwidth	FRBW		250	_	_	KHz
On-Chip Sensors						
Temperature Sensor Error		$T_{j} = -40^{\circ}C$ to 100°C.	-	_	±4	°C
		$T_j = -55^{\circ}C \text{ to } +125^{\circ}C$	_	_	±6	°C
Supply Sensor Error		Measurement range of V <sub>CCAUX</sub> 1.8V $\pm$ 5% T <sub>j</sub> = -40°C to +100°C	-	_	±1	%
		Measurement range of V <sub>CCAUX</sub> 1.8V $\pm$ 5% T <sub>i</sub> = -55°C to +125°C	-	-	±2	%
Conversion Rate <sup>(4)</sup>			1	1		I
Conversion Time - Continuous	t <sub>CONV</sub>	Number of ADCCLK cycles	26	-	32	cycle
Conversion Time - Event	t <sub>CONV</sub>	Number of CLK cycles	_	_	21	cycle
DRP Clock Frequency	DCLK	DRP clock frequency	8	_	250	MHz
ADC Clock Frequency	ADCCLK	Derived from DCLK	1	_	26	MHz
DCLK Duty Cycle	1	1	40	_	60	%

Date	Version	Description
08/03/2012	1.5	Updated the descriptions, changed $V_{IN}$ and Note 2 and added Note 4 in Table 1. In Table 2, changed descriptions and notes, removed Note 7, changed GTX transceiver parameters and values and added Note 12 and Note 13. Updated parameters in Table 3. Added Table 4 and Table 5. Updated the values for in Table 7. Updated LVCMOS12 and the SSTLs in Table 9. Updated many of the specifications in Table 10 and Table 11. Updated the AC Switching Characteristics section, based upon Table 14, for the ISE 14.2 speed specifications throughout the document with appropriate changes to Table 15 and Table 16 including production release of the XC7VX485T in the -2 and -1 speed designations. Added notes and specifications to Table 18. Updated the IOB Pad Input/Output/3-State discussion and changed Table 21 by adding T <sub>IOIBUFDISABLE</sub> . Removed many of the combinatorial delay specifications and T <sub>CINCK</sub> /T <sub>CKCIN</sub> from Table 28. Rearranged Table 51 including moving some parameters to Table 1. Added Table 56. Updated Table 57. In Table 59, updated SJ Jitter Tolerance with Stressed Eye section, page 48 and Note 8. Added Note 1, Note 2, and Note 3 to Table 62. Added Note 1 and Note 2 to Table 63, and line rate
		ranges. Updated Table 64 including adding Note 1. Updated Table 65 including adding Note 1. In Table 82 updated Note 1 and added Note 4. In Table 83, updated T <sub>POR</sub> and F <sub>EMCCK</sub> .
09/20/2012	1.6	Removed the XC7V1500T device from data sheet. In Table 2, revised $V_{CCINT}$ and $V_{CCBRAM}$ and added Note 3. Updated some of the values in Table 7. Revised Table 15 and Table 16 to include production release of the XC7V585T in the -2 and -1 speed designations. Added values for the XC7V585T in Table 50. Updated Note 2 in Table 58.
09/26/2012	1.7	Revised Table 15 and Table 16 to include production release of the XC7VX485T in the -3 speed designation.
10/19/2012	1.8	Revised Table 15 and Table 16 to include production release of the XC7VX485T in the -2L (1.0V) speed designation. Removed -2L (0.9V) speed specifications from data sheet, this change includes edits to $V_{CCINT}$ and $V_{CCBRAM}$ in Table 2, editing Note 1 and removing Note 2 in Table 53. Also in Table 53, updated the $F_{GTXMAX}$ , $F_{GTXQRANGE1}$ , and $F_{GQPLLRANGE1}$ specification for -1 speed grade from 6.6 Gb/s to 8.0 Gb/s. Edited Note 4 in Table 57 and Note 3 in Table 72.
12/12/2012	1.9	Updated the AC Switching Characteristics section, based upon Table 14, for the ISE 14.3 speed specifications throughout the document. Revised Table 15 and Table 16 to include production release of the XC7V585T in the -3 and -2L(1.0V) speed designations. Updated the notes in Table 50. Updated GTH Transceiver Specifications including removal of GTH Transceiver DC Characteristics section (use the XPE (download at http://www.xilinx.com/power). Updated Table 68 and added Table 71, Table 73, and Table 74. Removed Note 4 from Table 82.
12/24/2012	1.10	Updated the AC Switching Characteristics section, based upon Table 14, for the ISE 14.4 and Vivado 2012.4 speed specifications throughout the document. Revised the XC7V2000T in the -1 and -2 speed designations Table 15 to preliminary. Added the GTH Transceiver Protocol Jitter Characteristics section. Updated T <sub>TCKTDO</sub> and added Internal Configuration Access Port section to Table 83.
01/31/2013	1.11	Added Note 2 to Table 2. Revised Table 15 and Table 16 to include production release of the XC7V2000T in the -1 and -2 speed specifications. Updated Note 1 in Table 35. Updated the notes in Table 37, Table 40 through Table 43, Table 46, and Table 47. In Table 66, updated $D_{VPPIN}$ . In Table 67, updated $V_{IDIFF}$ Removed $T_{LOCK}$ and $T_{PHASE}$ from Table 70. Updated $T_{DLOCK}$ in Table 71.
03/07/2013	1.12	Updated the AC Switching Characteristics section, based upon Table 14, for the ISE 14.5 and Vivado 2013.1 speed specifications throughout the document. Revised Table 15 and Table 16 to include production release of the XC7VX690T. Revised D <sub>VPPOUT</sub> in Table 66. Updated values in Table 67 and Table 74. Removed Note 1 from Table 68. Updated MMCM_F <sub>PFDMAX</sub> in Table 38 and PLL_F <sub>PFDMAX</sub> in Table 39. Added skew values to Table 50.

Date	Version	Description
03/27/2013	1.13	In Table 7, added values for the XC7VX330T and XC7VX415T devices. Revised Table 15 and Table 16 to include production release of the XC7VX330T and XC7VX415T. In Table 18, updated the table title, LPDDR2 values, and removed Note 3. Removed Note 2: <i>For QPLL line rate, the maximum line rate with the divider N set to 66 is 10.3125 Gb/s</i> from Table 68.
04/17/2013	1.14	Updated the AC Switching Characteristics section with production release changes to Table 15 and Table 16 for XC7VX550T for all speed specifications. In Table 1, revised V <sub>IN</sub> (I/O input voltage) to match values in Table 4 and Table 5, and combined Note 4 with old Note 5 and then added new Note 5. Revised V <sub>IN</sub> description and added Note 8 in Table 2. Updated first 3 rows in Table 4 and Table 5. Updated values and added new values to Table 7. Also revised PCI33_3 voltage minimum in Table 10 to match values in Table 1, Table 4, and Table 5. Added Note 1 to Table 12 and Table 13. Throughout the data sheet (Table 29, Table 30, and Table 45) removed the obvious note "A Zero "0" Hold Time listing indicates no hold time or a negative hold time." Updated and clarified USRCLK data in Table 57 and Table 72.

# **Notice of Disclaimer**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <a href="http://www.xilinx.com/warranty.htm">http://www.xilinx.com/warranty.htm</a>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <a href="http://www.xilinx.com/warranty.htm#critapps">http://www.xilinx.com/warranty.htm#critapps</a>.

### AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.