



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Active
Number of LABs/CLBs	76500
Number of Logic Elements/Cells	979200
Total RAM Bits	55296000
Number of I/O	720
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1924-BBGA, FCBGA
Supplier Device Package	1926-FCBGA (45x45)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc7vx980t-1ffg1926c">https://www.e-xfl.com/product-detail/xilinx/xc7vx980t-1ffg1926c</a>

Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
$I_{RPD}$	Pad pull-down (when selected) @ $V_{IN} = 3.3V$	68	—	330	$\mu A$
	Pad pull-down (when selected) @ $V_{IN} = 1.8V$	45	—	180	$\mu A$
$I_{CCADC}$	Analog supply current, analog circuits in powered up state	—	—	25	mA
$I_{BATT}^{(3)}$	Battery supply current	—	—	150	nA
$R_{IN\_TERM}^{(4)}$	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_40) for commercial (C), industrial (I), and extended (E) temperature devices	28	40	55	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_50) for commercial (C), industrial (I), and extended (E) temperature devices	35	50	65	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_60) for commercial (C), industrial (I), and extended (E) temperature devices	44	60	83	$\Omega$
$n$	Temperature diode ideality factor	—	1.010	—	—
$r$	Temperature diode series resistance	—	2	—	$\Omega$

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a  $V_{CCO}/2$  level.

Table 4:  $V_{IN}$  Maximum Allowed AC Voltage Overshoot and Undershoot for 3.3V HR I/O Banks<sup>(1)</sup>

AC Voltage Overshoot	% of UI @ -40°C to 100°C	AC Voltage Undershoot	% of UI @ -40°C to 100°C
$V_{CCO} + 0.55$	100	-0.40	100
		-0.45	61.7
		-0.50	25.8
		-0.55	11.0
$V_{CCO} + 0.60$	46.6	-0.60	4.77
$V_{CCO} + 0.65$	21.2	-0.65	2.10
$V_{CCO} + 0.70$	9.75	-0.70	0.94
$V_{CCO} + 0.75$	4.55	-0.75	0.43
$V_{CCO} + 0.80$	2.15	-0.80	0.20
$V_{CCO} + 0.85$	1.02	-0.85	0.09
$V_{CCO} + 0.90$	0.49	-0.90	0.04
$V_{CCO} + 0.95$	0.24	-0.95	0.02

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

Table 6: Typical Quiescent Supply Current (Cont'd)

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
I <sub>CCAUQ</sub>	Quiescent V <sub>CCAU</sub> supply current	XC7V585T	114	114	114	mA
		XC7V2000T	N/A	315	315	mA
		XC7VX330T	73	73	73	mA
		XC7VX415T	88	88	88	mA
		XC7VX485T	104	104	104	mA
		XC7VX550T	147	147	147	mA
		XC7VX690T	147	147	147	mA
		XC7VX980T	N/A	183	183	mA
		XC7VX1140T	N/A	250	250	mA
I <sub>CCAUQ_IOQ</sub>	Quiescent V <sub>CCAUQ_IO</sub> supply current	XC7V585T	2	2	2	mA
		XC7V2000T	N/A	2	2	mA
		XC7VX330T	2	2	2	mA
		XC7VX415T	2	2	2	mA
		XC7VX485T	2	2	2	mA
		XC7VX550T	2	2	2	mA
		XC7VX690T	2	2	2	mA
		XC7VX980T	N/A	2	2	mA
		XC7VX1140T	N/A	2	2	mA
I <sub>CCBRAMQ</sub>	Quiescent V <sub>CCBRAM</sub> supply current	XC7V585T	34	34	34	mA
		XC7V2000T	N/A	56	56	mA
		XC7VX330T	32	32	32	mA
		XC7VX415T	38	38	38	mA
		XC7VX485T	44	44	44	mA
		XC7VX550T	63	63	63	mA
		XC7VX690T	63	63	63	mA
		XC7VX980T	N/A	65	65	mA
		XC7VX1140T	N/A	81	81	mA

**Notes:**

1. Typical values are specified at nominal voltage, 85°C junction temperatures (T<sub>j</sub>) with single-ended SelectIO resources.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified.

Table 10: Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> <sup>(1)</sup>			V <sub>ID</sub> <sup>(2)</sup>			V <sub>OCM</sub> <sup>(3)</sup>			V <sub>OD</sub> <sup>(4)</sup>		
	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max
BLVDS_25	0.300	1.200	1.425	0.100	—	—	—	1.250	—	Note 5		
MINI_LVDS_25	0.300	1.200	V <sub>CCAUX</sub>	0.200	0.400	0.600	1.000	1.200	1.400	0.300	0.450	0.600
PPDS_25	0.200	0.900	V <sub>CCAUX</sub>	0.100	0.250	0.400	0.500	0.950	1.400	0.100	0.250	0.400
RSDS_25	0.300	0.900	1.500	0.100	0.350	0.600	1.000	1.200	1.400	0.100	0.350	0.600
TMDS_33	2.700	2.965	3.230	0.150	0.675	1.200	V <sub>CCO</sub> –0.405	V <sub>CCO</sub> –0.300	V <sub>CCO</sub> –0.190	0.400	0.600	0.800

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage (Q –  $\bar{Q}$ ).
3. V<sub>OCM</sub> is the output common mode voltage.
4. V<sub>OD</sub> is the output differential voltage (Q –  $\bar{Q}$ ).
5. V<sub>OD</sub> for BLVDS will vary significantly depending on topology and loading.
6. LVDS\_25 is specified in Table 12.
7. LVDS is specified in Table 13.

Table 11: Complementary Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> <sup>(1)</sup>			V <sub>ID</sub> <sup>(2)</sup>			V <sub>OL</sub> <sup>(3)</sup>		V <sub>OH</sub> <sup>(4)</sup>		I <sub>OL</sub>		I <sub>OH</sub>
	V, Min	V, Typ	V, Max	V, Min	V, Max	V, Max	V, Min	mA, Max	mA, Min	mA, Max	mA, Min		
DIFF_HSTL_I	0.300	0.750	1.125	0.100	—	0.400	V <sub>CCO</sub> –0.400	8.00	—8.00				
DIFF_HSTL_I_18	0.300	0.900	1.425	0.100	—	0.400	V <sub>CCO</sub> –0.400	8.00	—8.00				
DIFF_HSTL_II	0.300	0.750	1.125	0.100	—	0.400	V <sub>CCO</sub> –0.400	16.00	—16.00				
DIFF_HSTL_II_18	0.300	0.900	1.425	0.100	—	0.400	V <sub>CCO</sub> –0.400	16.00	—16.00				
DIFF_HSUL_12	0.300	0.600	0.850	0.100	—	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.100	—0.100				
DIFF_MOBILE_DDR	0.300	0.900	1.425	0.100	—	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	0.100	—0.100				
DIFF_SSTL12	0.300	0.600	0.850	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	14.25	—14.25				
DIFF_SSTL135	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	13.0	—13.0				
DIFF_SSTL135_R	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	8.9	—8.9				
DIFF_SSTL15	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	13.0	—13.0				
DIFF_SSTL15_R	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	8.9	—8.9				
DIFF_SSTL18_I	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.470	(V <sub>CCO</sub> /2) + 0.470	8.00	—8.00				
DIFF_SSTL18_II	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.600	(V <sub>CCO</sub> /2) + 0.600	13.4	—13.4				

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage (Q –  $\bar{Q}$ ).
3. V<sub>OL</sub> is the single-ended low-output voltage.
4. V<sub>OH</sub> is the single-ended high-output voltage.

## AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the ISE® Design Suite 14.5 and Vivado® Design Suite 2013.1 as outlined in [Table 14](#).

**Table 14: Virtex-7 T and XT FPGA Speed Specification Version By Device/Speed Grade**

Version In:		Typical V <sub>CCINT</sub>	Device
ISE 14.5	Vivado 2013.1	( <a href="#">Table 2</a> )	
1.09	1.09	1.0V	XC7V585T, XC7VX485T
N/A	1.08	1.0V	XC7V2000T
1.08	1.08	1.0V	XC7VX330T, XC7VX415T, XC7VX550T, XC7VX690T, XC7VX980T
N/A	1.08	1.0V	XC7VX1140T

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### **Advance Product Specification**

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### **Preliminary Product Specification**

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### **Production Product Specification**

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

## Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-7 T and XT FPGAs.

Table 20: 1.8V IOB High Performance (HP) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>			T <sub>IOOP</sub>			T <sub>IOTP</sub>			Units	
	Speed Grade			Speed Grade			Speed Grade				
	-3	-2/-2L/-2G	-1	-3	-2/-2L/-2G	-1	-3	-2/-2L/-2G	-1		
SSTL15_F	0.68	0.72	0.82	0.89	1.01	1.09	1.53	1.77	1.91	ns	
SSTL15_DCI_F	0.68	0.72	0.82	0.89	1.01	1.09	1.53	1.77	1.91	ns	
SSTL15_T_DCI_F	0.68	0.72	0.82	0.89	1.01	1.09	1.53	1.77	1.91	ns	
SSTL135_F	0.69	0.72	0.82	0.88	1.00	1.08	1.52	1.76	1.90	ns	
SSTL135_DCI_F	0.69	0.72	0.82	0.89	1.00	1.08	1.52	1.76	1.90	ns	
SSTL135_T_DCI_F	0.69	0.72	0.82	0.89	1.00	1.08	1.52	1.76	1.90	ns	
SSTL12_F	0.69	0.72	0.82	0.88	1.00	1.08	1.52	1.76	1.90	ns	
SSTL12_DCI_F	0.69	0.72	0.82	0.91	1.03	1.11	1.54	1.79	1.93	ns	
SSTL12_T_DCI_F	0.69	0.72	0.82	0.91	1.03	1.11	1.54	1.79	1.93	ns	
DIFF_SSTL18_I_F	0.75	0.79	0.92	0.94	1.06	1.15	1.58	1.82	1.97	ns	
DIFF_SSTL18_II_F	0.75	0.79	0.92	0.97	1.09	1.16	1.61	1.84	1.99	ns	
DIFF_SSTL18_I_DCI_F	0.75	0.79	0.92	0.89	1.02	1.10	1.53	1.77	1.92	ns	
DIFF_SSTL18_II_DCI_F	0.75	0.79	0.92	0.89	1.02	1.10	1.53	1.77	1.92	ns	
DIFF_SSTL18_II_T_DCI_F	0.75	0.79	0.92	0.89	1.02	1.10	1.53	1.77	1.92	ns	
DIFF_SSTL15_F	0.68	0.72	0.82	0.89	1.01	1.09	1.53	1.77	1.91	ns	
DIFF_SSTL15_DCI_F	0.68	0.72	0.82	0.89	1.01	1.09	1.53	1.77	1.91	ns	
DIFF_SSTL15_T_DCI_F	0.68	0.72	0.82	0.89	1.01	1.09	1.53	1.77	1.91	ns	
DIFF_SSTL135_F	0.69	0.72	0.82	0.88	1.00	1.08	1.52	1.76	1.90	ns	
DIFF_SSTL135_DCI_F	0.69	0.72	0.82	0.89	1.00	1.08	1.52	1.76	1.90	ns	
DIFF_SSTL135_T_DCI_F	0.69	0.72	0.82	0.89	1.00	1.08	1.52	1.76	1.90	ns	
DIFF_SSTL12_F	0.69	0.72	0.82	0.88	1.00	1.08	1.52	1.76	1.90	ns	
DIFF_SSTL12_DCI_F	0.69	0.72	0.82	0.91	1.03	1.11	1.54	1.79	1.93	ns	
DIFF_SSTL12_T_DCI_F	0.69	0.72	0.82	0.91	1.03	1.11	1.54	1.79	1.93	ns	

**Notes:**

1. This I/O standard is only available in the 1.8V high-performance (HP) banks.

Table 21 specifies the values of T<sub>IOTPHZ</sub> and T<sub>IOIBUFDISABLE</sub>. T<sub>IOTPHZ</sub> is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T<sub>IOIBUFDISABLE</sub> is described as the IOB delay from IBUFDISABLE to O output. In HP I/O banks, the internal DCI termination turn-off time is always faster than T<sub>IOTPHZ</sub> when the DCITERMDISABLE pin is used. In HR I/O banks, the internal IN\_TERM termination turn-off time is always faster than T<sub>IOTPHZ</sub> when the INTERMDISABLE pin is used.

Table 21: IOB 3-state Output Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
T <sub>IOTPHZ</sub>	T input to pad high-impedance	0.76	0.86	0.99	ns
T <sub>IOIBUFDISABLE_HR</sub>	IBUF turn-on time from IBUFDISABLE to O output for HR I/O banks	1.72	1.89	2.14	ns
T <sub>IOIBUFDISABLE_HP</sub>	IBUF turn-on time from IBUFDISABLE to O output for HP I/O banks	1.31	1.46	1.76	ns

## Input Serializer/Deserializer Switching Characteristics

Table 24: ISERDES Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Setup/Hold for Control Lines</b>					
T <sub>ISCKC_BITSILIP</sub> /T <sub>ISCKC_BITSILIP</sub>	BITSILIP pin setup/hold with respect to CLKDIV	0.01/0.12	0.02/0.13	0.02/0.15	ns
T <sub>ISCKC_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLK (for CE1)	0.39/-0.02	0.44/-0.02	0.63/-0.02	ns
T <sub>ISCKC_CE2</sub> / T <sub>ISCKC_CE2</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLKDIV (for CE2)	-0.12/0.29	-0.12/0.31	-0.12/0.35	ns
<b>Setup/Hold for Data Lines</b>					
T <sub>ISDCK_D</sub> / T <sub>ISCKD_D</sub>	D pin setup/hold with respect to CLK	-0.02/0.11	-0.02/0.12	-0.02/0.15	ns
T <sub>ISDCK_DDLY</sub> / T <sub>ISCKD_DDLY</sub>	DDLY pin setup/hold with respect to CLK (using IDELAY) <sup>(1)</sup>	-0.02/0.11	-0.02/0.12	-0.02/0.15	ns
T <sub>ISDCK_D_DDR</sub> / T <sub>ISCKD_D_DDR</sub>	D pin setup/hold with respect to CLK at DDR mode	-0.02/0.11	-0.02/0.12	-0.02/0.15	ns
T <sub>ISDCK_DDLY_DDR</sub> / T <sub>ISCKD_DDLY_DDR</sub>	D pin setup/hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup>	0.11/0.11	0.12/0.12	0.15/0.15	ns
<b>Sequential Delays</b>					
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.46	0.47	0.58	ns
<b>Propagation Delays</b>					
T <sub>ISDO_DO</sub>	D input to DO output pin	0.09	0.10	0.12	ns

**Notes:**

1. Recorded at 0 tap value.
2. T<sub>ISCKC\_CE2</sub> and T<sub>ISCKC\_CE2</sub> are reported as T<sub>ISCKC\_CE</sub>/T<sub>ISCKC\_CE</sub> in the timing report.

## Output Serializer/Deserializer Switching Characteristics

Table 25: OSERDES Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Setup/Hold</b>					
T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>	D input setup/hold with respect to CLKDIV	0.37/0.02	0.40/0.02	0.55/0.02	ns
T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>	T input setup/hold with respect to CLK	0.49/-0.15	0.56/-0.15	0.68/-0.15	ns
T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup>	T input setup/hold with respect to CLKDIV	0.27/-0.15	0.30/-0.15	0.34/-0.15	ns
T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>	OCE input setup/hold with respect to CLK	0.28/0.03	0.29/0.03	0.45/0.03	ns
T <sub>OSCCK_S</sub>	SR (Reset) input setup with respect to CLKDIV	0.41	0.46	0.75	ns
T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>	TCE input setup/hold with respect to CLK	0.28/0.01	0.30/0.01	0.45/0.01	ns
<b>Sequential Delays</b>					
T <sub>OSCKO_OQ</sub>	Clock to out from CLK to OQ	0.35	0.37	0.42	ns
T <sub>OSCKO_TQ</sub>	Clock to out from CLK to TQ	0.41	0.43	0.49	ns
<b>Combinatorial</b>					
T <sub>OSDO_TTQ</sub>	T input to TQ Out	0.73	0.81	0.97	ns

**Notes:**

1. T<sub>OSDCK\_T2</sub> and T<sub>OSCKD\_T2</sub> are reported as T<sub>OSDCK\_T</sub>/T<sub>OSCKD\_T</sub> in the timing report.

## Input/Output Delay Switching Characteristics

Table 26: Input/Output Delay Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>IDELAYCTRL</b>					
T <sub>DLYCCO_RDY</sub>	Reset to ready for IDELAYCTRL	3.22	3.22	3.22	μs
F <sub>IDELAYCTRL_REF</sub>	Attribute REFCLK frequency = 200.0 <sup>(1)</sup>	200	200	200	MHz
	Attribute REFCLK frequency = 300.0 <sup>(1)</sup>	300	300	N/A	MHz
IDELAYCTRL_REF_PRECISION	REFCLK precision	±10	±10	±10	MHz
T <sub>IDELAYCTRL_RPW</sub>	Minimum reset pulse width	52.00	52.00	52.00	ns
<b>IDELAY/ODELAY</b>					
T <sub>IDELAYRESOLUTION</sub>	IDELAY/ODELAY chain delay resolution	1/(32 x 2 x F <sub>REF</sub> )			ps
T <sub>IDELAYPAT_JIT</sub> and T <sub>ODELAYPAT_JIT</sub>	Pattern dependent period jitter in delay chain for clock pattern. <sup>(2)</sup>	0	0	0	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(3)</sup>	±5	±5	±5	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(4)</sup>	±9	±9	±9	ps per tap
T <sub>IDELAY_CLK_MAX</sub> /T <sub>ODELAY_CLK_MAX</sub>	Maximum frequency of CLK input to IDELAY/ODELAY	800	800	710	MHz
T <sub>IDCCK_CE</sub> / T <sub>IDCKC_CE</sub>	CE pin setup/hold with respect to C for IDELAY	0.11/0.10	0.14/0.12	0.18/0.14	ns
T <sub>ODCCK_CE</sub> / T <sub>ODCKC_CE</sub>	CE pin setup/hold with respect to C for ODELAY	0.14/0.03	0.16/0.04	0.19/0.05	ns
T <sub>IDCCK_INC</sub> / T <sub>IDCKC_INC</sub>	INC pin setup/hold with respect to C for IDELAY	0.10/0.14	0.12/0.16	0.14/0.20	ns
T <sub>ODCCK_INC</sub> / T <sub>ODCKC_INC</sub>	INC pin setup/hold with respect to C for ODELAY	0.10/0.07	0.12/0.08	0.13/0.09	ns
T <sub>IDCCK_RST</sub> / T <sub>IDCKC_RST</sub>	RST pin setup/hold with respect to C for IDELAY	0.13/0.08	0.14/0.10	0.16/0.12	ns
T <sub>ODCCK_RST</sub> / T <sub>ODCKC_RST</sub>	RST pin setup/hold with respect to C for ODELAY	0.16/0.04	0.19/0.06	0.24/0.08	ns
T <sub>IDDO_IDATAIN</sub>	Propagation delay through IDELAY	Note 5	Note 5	Note 5	ps
T <sub>ODDO_ODATAIN</sub>	Propagation delay through ODELAY	Note 5	Note 5	Note 5	ps

**Notes:**

1. Average tap delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH\_PERFORMANCE mode is set to TRUE.
4. When HIGH\_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY/ODELAY tap setting. See the timing report for actual values.

## CLB Switching Characteristics

Table 28: CLB Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Combinatorial Delays</b>					
T <sub>ILO</sub>	An – Dn LUT address to A	0.05	0.05	0.06	ns, Max
T <sub>ILO_2</sub>	An – Dn LUT address to AMUX/CMUX	0.15	0.16	0.19	ns, Max
T <sub>ILO_3</sub>	An – Dn LUT address to BMUX_A	0.24	0.25	0.30	ns, Max
T <sub>ITO</sub>	An – Dn inputs to A – D Q outputs	0.58	0.61	0.74	ns, Max
T <sub>AXA</sub>	AX inputs to AMUX output	0.38	0.40	0.49	ns, Max
T <sub>AXB</sub>	AX inputs to BMUX output	0.40	0.42	0.52	ns, Max
T <sub>AXC</sub>	AX inputs to CMUX output	0.39	0.41	0.50	ns, Max
T <sub>AXD</sub>	AX inputs to DMUX output	0.43	0.44	0.52	ns, Max
T <sub>BXB</sub>	BX inputs to BMUX output	0.31	0.33	0.40	ns, Max
T <sub>BXD</sub>	BX inputs to DMUX output	0.38	0.39	0.47	ns, Max
T <sub>CXC</sub>	CX inputs to CMUX output	0.27	0.28	0.34	ns, Max
T <sub>CXD</sub>	CX inputs to DMUX output	0.33	0.34	0.41	ns, Max
T <sub>DXD</sub>	DX inputs to DMUX output	0.32	0.33	0.40	ns, Max
<b>Sequential Delays</b>					
T <sub>CKO</sub>	Clock to AQ – DQ outputs	0.26	0.27	0.32	ns, Max
T <sub>SHCKO</sub>	Clock to AMUX – DMUX outputs	0.32	0.32	0.39	ns, Max
<b>Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK</b>					
T <sub>AS/T<sub>AH</sub></sub>	A <sub>N</sub> – D <sub>N</sub> input to CLK on A – D flip-flops	0.01/0.12	0.02/0.13	0.03/0.18	ns, Min
T <sub>DICK/T<sub>CKDI</sub></sub>	A <sub>X</sub> – D <sub>X</sub> input to CLK on A – D flip-flops	0.04/0.14	0.04/0.14	0.05/0.20	ns, Min
	A <sub>X</sub> – D <sub>X</sub> input through MUXs and/or carry logic to CLK on A – D flip-flops	0.36/0.10	0.37/0.11	0.46/0.16	ns, Min
T <sub>CECK_CLB/T<sub>CKCE_CLB</sub></sub>	CE input to CLK on A – D flip-flops	0.19/0.05	0.20/0.05	0.25/0.05	ns, Min
T <sub>SRCK/T<sub>CKSR</sub></sub>	SR input to CLK on A – D flip-flops	0.30/0.05	0.31/0.07	0.37/0.09	ns, Min
<b>Set/Reset</b>					
T <sub>SRMIN</sub>	SR input minimum pulse width	0.52	0.78	1.04	ns, Min
T <sub>RQ</sub>	Delay from SR input to AQ – DQ flip-flops	0.38	0.38	0.46	ns, Max
T <sub>CEO</sub>	Delay from CE input to AQ – DQ flip-flops	0.34	0.35	0.43	ns, Max
F <sub>TOG</sub>	Toggle frequency (for export control)	1818	1818	1818	MHz

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 29: CLB Distributed RAM Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Sequential Delays</b>					
T <sub>SHCKO</sub> <sup>(1)</sup>	Clock to A – B outputs	0.68	0.70	0.85	ns, Max
T <sub>SHCKO_1</sub>	Clock to AMUX – BMUX outputs	0.91	0.95	1.15	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>					
T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>	A – D inputs to CLK	0.45/0.23	0.45/0.24	0.54/0.27	ns, Min
T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>	Address An inputs to clock	0.13/0.50	0.14/0.50	0.17/0.58	ns, Min
	Address An inputs through MUXs and/or carry logic to clock	0.40/0.16	0.42/0.17	0.52/0.23	ns, Min
T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>	WE input to clock	0.29/0.09	0.30/0.09	0.36/0.09	ns, Min
T <sub>CECK_LRAM</sub> /T <sub>CKCE_LRAM</sub>	CE input to CLK	0.29/0.09	0.30/0.09	0.37/0.09	ns, Min
<b>Clock CLK</b>					
T <sub>MPW</sub>	Minimum pulse width	0.68	0.77	0.91	ns, Min
T <sub>MCP</sub>	Minimum clock period	1.35	1.54	1.82	ns, Min

**Notes:**

1. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 30: CLB Shift Register Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Sequential Delays</b>					
T <sub>REG</sub>	Clock to A – D outputs	0.96	0.98	1.20	ns, Max
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output	1.19	1.23	1.50	ns, Max
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output	0.89	0.91	1.10	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>					
T <sub>WS_SHFREG</sub> /T <sub>WH_SHFREG</sub>	WE input	0.26/0.09	0.27/0.09	0.33/0.09	ns, Min
T <sub>CECK_SHFREG</sub> /T <sub>CKCE_SHFREG</sub>	CE input to CLK	0.27/0.09	0.28/0.09	0.33/0.09	ns, Min
T <sub>DS_SHFREG</sub> /T <sub>DH_SHFREG</sub>	A – D inputs to CLK	0.28/0.26	0.28/0.26	0.33/0.30	ns, Min
<b>Clock CLK</b>					
T <sub>MPW_SHFREG</sub>	Minimum pulse width	0.55	0.65	0.78	ns, Min

Table 31: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Maximum Frequency</b>					
F <sub>MAX_BRAM_WF_NC</sub>	Block RAM (Write first and No change modes) When not in SDP RF mode	601.32	543.77	458.09	MHz
F <sub>MAX_BRAM_RF_PERFORMANCE</sub>	Block RAM (Read first, Performance mode) When in SDP RF mode but no address overlap between port A and port B	601.32	543.77	458.09	MHz
F <sub>MAX_BRAM_RF_DELAYED_WRITE</sub>	Block RAM (Read first, Delayed_write mode) When in SDP RF mode and there is possibility of overlap between port A and port B addresses	528.26	477.33	400.80	MHz
F <sub>MAX_CAS_WF_NC</sub>	Block RAM Cascade (Write first, No change mode) When cascade but not in RF mode	551.27	493.83	408.00	MHz
F <sub>MAX_CAS_RF_PERFORMANCE</sub>	Block RAM Cascade (Read first, Performance mode) When in cascade with RF mode and no possibility of address overlap/one port is disabled	551.27	493.83	408.00	MHz
F <sub>MAX_CAS_RF_DELAYED_WRITE</sub>	When in cascade RF mode and there is a possibility of address overlap between port A and port B	478.24	427.35	350.88	MHz
F <sub>MAX_FIFO</sub>	FIFO in all modes without ECC	601.32	543.77	458.09	MHz
F <sub>MAX_ECC</sub>	Block RAM and FIFO in ECC configuration	484.26	430.85	351.12	MHz

**Notes:**

1. The timing report shows all of these parameters as T<sub>RCKO\_DO</sub>.
2. T<sub>RCKO\_DOR</sub> includes T<sub>RCKO\_DOW</sub>, T<sub>RCKO\_DOPR</sub>, and T<sub>RCKO\_DOPW</sub> as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with DO\_REG = 0.
4. T<sub>RCKO\_DO</sub> includes T<sub>RCKO\_DOP</sub> as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO\_REG = 1.
6. T<sub>RCKO\_FLAGS</sub> includes the following parameters: T<sub>RCKO\_AEMPTY</sub>, T<sub>RCKO\_AFULL</sub>, T<sub>RCKO\_EMPTY</sub>, T<sub>RCKO\_FULL</sub>, T<sub>RCKO\_RDERR</sub>, T<sub>RCKO\_WRERR</sub>.
7. T<sub>RCKO\_POINTERS</sub> includes both T<sub>RCKO\_RDCOUNT</sub> and T<sub>RCKO\_WRCOUNT</sub>.
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. These parameters include both A and B inputs as well as the parity inputs of A and B.
10. T<sub>RCKO\_FLAGS</sub> includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

## Clock Buffers and Networks

Table 33: Global Clock Switching Characteristics (Including BUFGCTRL)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
T <sub>BCCCK_CE</sub> /T <sub>BCCKC_CE</sub> <sup>(1)</sup>	CE pins setup/hold	0.12/0.30	0.14/0.38	0.26/0.38	ns
T <sub>BCCCK_S</sub> /T <sub>BCCKC_S</sub> <sup>(1)</sup>	S pins setup/hold	0.12/0.30	0.14/0.38	0.26/0.38	ns
T <sub>BCCKO_O</sub> <sup>(2)</sup>	BUFGCTRL delay from I0/I1 to O	0.08	0.10	0.12	ns
<b>Maximum Frequency</b>					
F <sub>MAX_BUFG</sub>	Global clock tree (BUFG)	741.00	710.00	625.00	MHz

**Notes:**

1. T<sub>BCCCK\_CE</sub> and T<sub>BCCKC\_CE</sub> must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2. T<sub>BGCKO\_O</sub> (BUFG delay from I0 to O) values are the same as T<sub>BCCKO\_O</sub> values.

Table 34: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
T <sub>BLOCKO_O</sub>	Clock to out delay from I to O	1.04	1.14	1.32	ns
<b>Maximum Frequency</b>					
F <sub>MAX_BUFIO</sub>	I/O clock tree (BUFIO)	800.00	800.00	710.00	MHz

Table 35: Regional Clock Buffer Switching Characteristics (BUFR)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
T <sub>BRCKO_O</sub>	Clock to out delay from I to O	0.60	0.65	0.77	ns
T <sub>BRCKO_O_BYP</sub>	Clock to out delay from I to O with Divide Bypass attribute set	0.30	0.32	0.38	ns
T <sub>BRDO_O</sub>	Propagation delay from CLR to O	0.71	0.75	0.96	ns
<b>Maximum Frequency</b>					
F <sub>MAX_BUFR</sub> <sup>(1)</sup>	Regional clock tree (BUFR)	600.00	540.00	450.00	MHz

**Notes:**

1. The maximum input frequency to the BUFR and BUFMR is the BUFIO F<sub>MAX</sub> frequency.

Table 36: Horizontal Clock Buffer Switching Characteristics (BUFH)

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
T <sub>BHCKO_O</sub>	BUFH delay from I to O	0.10	0.11	0.13	ns
T <sub>BHCKC_CE</sub> /T <sub>BHKKC_CE</sub>	CE pin setup and hold	0.20/0.16	0.23/0.20	0.38/0.21	ns
<b>Maximum Frequency</b>					
F <sub>MAX_BUFH</sub>	Horizontal clock buffer (BUFH)	741.00	710.00	625.00	MHz

Table 37: Duty Cycle Distortion and Clock Tree Skew

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
T <sub>DCD_CLK</sub>	Global clock tree duty cycle distortion <sup>(1)</sup>	All	0.20	0.20	0.20	ns
T <sub>CKSKEW</sub>	Global clock tree skew <sup>(2)</sup>	XC7V585T	0.75	0.91	0.98	ns
		XC7V2000T	N/A	0.39	0.39	ns
		XC7VX330T	0.60	0.74	0.79	ns
		XC7VX415T	0.76	0.84	0.91	ns
		XC7VX485T	0.60	0.74	0.79	ns
		XC7VX550T	0.73	0.88	0.96	ns
		XC7VX690T	0.73	0.88	0.96	ns
		XC7VX980T	N/A	0.91	0.98	ns
		XC7VX1140T	N/A	0.39	0.39	ns
T <sub>DCD_BUFO</sub>	I/O clock tree duty cycle distortion	All	0.12	0.12	0.12	ns
T <sub>BUFIOSKEW</sub>	I/O clock tree skew across one clock region	All	0.02	0.02	0.02	ns
T <sub>DCD_BUFR</sub>	Regional clock tree duty cycle distortion	All	0.15	0.15	0.15	ns

**Notes:**

- These parameters represent the worst-case duty cycle distortion observable at the I/O flip-flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The T<sub>CKSKEW</sub> value represents the worst-case clock-tree skew observable between sequential I/O elements in a single SLR. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer tools to evaluate clock skew specific to your application.

## MMCM Switching Characteristics

Table 38: MMCM Specification

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
MMCM_F <sub>INMAX</sub>	Maximum input clock frequency	1066.00	933.00	800.00	MHz
MMCM_F <sub>INMIN</sub>	Minimum input clock frequency	10	10	10	MHz
MMCM_F <sub>INJITTER</sub>	Maximum input clock period jitter	< 20% of clock input period or 1 ns Max			
MMCM_F <sub>INDUTY</sub>	Allowable input duty cycle: 10—49 MHz	25	25	25	%
	Allowable input duty cycle: 50—199 MHz	30	30	30	%
	Allowable input duty cycle: 200—399 MHz	35	35	35	%
	Allowable input duty cycle: 400—499 MHz	40	40	40	%
	Allowable input duty cycle: >500 MHz	45	45	45	%
MMCM_F <sub>MIN_PSCLK</sub>	Minimum dynamic phase shift clock frequency	0.01	0.01	0.01	MHz
MMCM_F <sub>MAX_PSCLK</sub>	Maximum dynamic phase shift clock frequency	550.00	500.00	450.00	MHz
MMCM_F <sub>VCOMIN</sub>	Minimum MMCM VCO frequency	600.00	600.00	600.00	MHz
MMCM_F <sub>VCOMAX</sub>	Maximum MMCM VCO frequency	1600.00	1440.00	1200.00	MHz
MMCM_F <sub>BANDWIDTH</sub>	Low MMCM bandwidth at typical <sup>(1)</sup>	1.00	1.00	1.00	MHz
	High MMCM bandwidth at typical <sup>(1)</sup>	4.00	4.00	4.00	MHz
MMCM_T <sub>STATPHAOFFSET</sub>	Static phase offset of the MMCM outputs <sup>(2)</sup>	0.12	0.12	0.12	ns
MMCM_T <sub>OUTJITTER</sub>	MMCM output jitter	Note 3			
MMCM_T <sub>OUTDUTY</sub>	MMCM output clock duty cycle precision <sup>(4)</sup>	0.20	0.20	0.20	ns

## PLL Switching Characteristics

Table 39: PLL Specification

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
PLL_F <sub>INMAX</sub>	Maximum input clock frequency	1066.00	933.00	800.00	MHz
PLL_F <sub>INMIN</sub>	Minimum input clock frequency	19.00	19.00	19.00	MHz
PLL_F <sub>INJITTER</sub>	Maximum input clock period jitter	< 20% of clock input period or 1 ns Max			
PLL_F <sub>INDUTY</sub>	Allowable input duty cycle: 19—49 MHz	25	25	25	%
	Allowable input duty cycle: 50—199 MHz	30	30	30	%
	Allowable input duty cycle: 200—399 MHz	35	35	35	%
	Allowable input duty cycle: 400—499 MHz	40	40	40	%
	Allowable input duty cycle: >500 MHz	45	45	45	%
PLL_F <sub>VCOMIN</sub>	Minimum PLL VCO frequency	800.00	800.00	800.00	MHz
PLL_F <sub>VCOMAX</sub>	Maximum PLL VCO frequency	2133.00	1866.00	1600.00	MHz
PLL_F <sub>BANDWIDTH</sub>	Low PLL bandwidth at typical <sup>(1)</sup>	1.00	1.00	1.00	MHz
	High PLL bandwidth at typical <sup>(1)</sup>	4.00	4.00	4.00	MHz
PLL_T <sub>STATPHAOFFSET</sub>	Static phase offset of the PLL outputs <sup>(2)</sup>	0.12	0.12	0.12	ns
PLL_T <sub>OUTJITTER</sub>	PLL output jitter	Note 3			
PLL_T <sub>OUTDUTY</sub>	PLL output clock duty cycle precision <sup>(4)</sup>	0.20	0.20	0.20	ns
PLL_T <sub>LOCKMAX</sub>	PLL maximum lock time	100	100	100	μs
PLL_F <sub>OUTMAX</sub>	PLL maximum output frequency	1066.00	933.00	800.00	MHz
PLL_F <sub>OUTMIN</sub>	PLL minimum output frequency <sup>(5)</sup>	6.25	6.25	6.25	MHz
PLL_T <sub>EXTFDVAR</sub>	External clock feedback variation	< 20% of clock input period or 1 ns Max			
PLL_RST <sub>MINPULSE</sub>	Minimum reset pulse width	5.00	5.00	5.00	ns
PLL_F <sub>PFDMAX</sub>	Maximum frequency at the phase frequency detector	550.00	500.00	450.00	MHz
PLL_F <sub>PFDMIN</sub>	Minimum frequency at the phase frequency detector	19.00	19.00	19.00	MHz
PLL_T <sub>FBDELAY</sub>	Maximum delay in the feedback path	3 ns Max or one CLKIN cycle			

### Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK

T <sub>PLLDCK_DADDR/T<sub>PLLCKD_DADDR</sub></sub>	DADDR setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T <sub>PLLDCK_DI/T<sub>PLLCKD_DI</sub></sub>	DI setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T <sub>PLLDCK_DEN/T<sub>PLLCKD_DEN</sub></sub>	DEN setup/hold	1.76/0.00	1.97/0.00	2.29/0.00	ns, Min
T <sub>PLLDCK_DWE/T<sub>PLLCKD_DWE</sub></sub>	DWE setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	ns, Min
T <sub>PLLCKO_DRDY</sub>	CLK to out of DRDY	0.65	0.72	0.99	ns, Max
F <sub>DCK</sub>	DCLK frequency	200.00	200.00	200.00	MHz, Max

### Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.

## Device Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

**Table 45: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD\_DELAY on HR I/O Banks (only)**

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)</sup>						
$T_{PSFD}/T_{PHFD}$	Full delay (legacy delay or default delay) Global clock Input and IFF <sup>(2)</sup> without MMCM/PLL with ZHOLD_DELAY on HR I/O banks	XC7V585T	3.12/-0.37	3.19/-0.37	3.42/-0.37	ns
		XC7V2000T	N/A	N/A	N/A	ns
		XC7VX330T	2.90/-0.31	2.96/-0.31	3.16/-0.31	ns
		XC7VX415T	N/A	N/A	N/A	ns
		XC7VX485T	N/A	N/A	N/A	ns
		XC7VX550T	N/A	N/A	N/A	ns
		XC7VX690T	N/A	N/A	N/A	ns
		XC7VX980T	N/A	N/A	N/A	ns
		XC7VX1140T	N/A	N/A	N/A	ns

**Notes:**

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. IFF = Input Flip-Flop or Latch

**Table 46: Clock-Capable Clock Input Setup and Hold With MMCM**

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)(2)</sup>						
$T_{PSMMCMCC}/T_{PHMMCMCC}$	No delay clock-capable clock input and IFF <sup>(3)</sup> with MMCM	XC7V585T	2.71/-0.10	3.00/-0.10	3.33/-0.10	ns
		XC7V2000T	N/A	2.60/-0.24	2.87/-0.24	ns
		XC7VX330T	2.58/-0.15	2.87/-0.15	3.18/-0.15	ns
		XC7VX415T	2.73/0.01	3.03/0.01	3.36/0.01	ns
		XC7VX485T	2.58/-0.15	2.87/-0.15	3.18/-0.15	ns
		XC7VX550T	2.72/-0.09	3.01/-0.09	3.34/-0.09	ns
		XC7VX690T	2.72/0.01	3.01/0.01	3.34/0.01	ns
		XC7VX980T	N/A	3.01/-0.10	3.36/-0.10	ns
		XC7VX1140T	N/A	2.61/-0.24	2.88/-0.24	ns

**Notes:**

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
3. IFF = Input Flip-Flop or Latch
4. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 47: Clock-Capable Clock Input Setup and Hold With PLL

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
Input Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard. <sup>(1)(2)</sup>						
$T_{PSPLLCC}/T_{PHPLLCC}$	No delay clock-capable clock input and IFF <sup>(3)</sup> with PLL	XC7V585T	3.07/-0.21	3.40/-0.21	3.72/-0.21	ns
		XC7V2000T	N/A	2.99/-0.35	3.27/-0.35	ns
		XC7VX330T	2.94/-0.26	3.26/-0.26	3.57/-0.26	ns
		XC7VX415T	3.09/-0.10	3.42/-0.10	3.75/-0.10	ns
		XC7VX485T	2.95/-0.26	3.26/-0.26	3.58/-0.26	ns
		XC7VX550T	3.08/-0.20	3.40/-0.20	3.74/-0.20	ns
		XC7VX690T	3.08/-0.10	3.40/-0.10	3.74/-0.10	ns
		XC7VX980T	N/A	3.39/-0.21	3.72/-0.21	ns
		XC7VX1140T	N/A	3.00/-0.35	3.27/-0.35	ns

**Notes:**

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
3. IFF = Input Flip-Flop or Latch
4. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 48: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIN

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIN for SSTL15 Standard.					
$T_{PSCS}/T_{PHCS}$	Setup/hold of I/O clock for HR I/O banks	-0.36/1.36	-0.36/1.50	-0.36/1.70	ns
	Setup/hold of I/O clock for HP I/O banks	-0.34/1.39	-0.34/1.53	-0.34/1.73	ns

Table 49: Sample Window

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
$T_{SAMP}$	Sampling error at receiver pins <sup>(1)</sup>	0.51	0.56	0.61	ns
$T_{SAMP\_BUFIN}$	Sampling error at receiver pins using BUFIN <sup>(2)</sup>	0.30	0.35	0.40	ns

**Notes:**

1. This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution
 These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIN clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Table 78: CEI-6G and CEI-11G Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Interface	Min	Max	Units
<b>CEI-6G Transmitter Jitter Generation</b>					
Total transmitter jitter <sup>(1)</sup>	4976–6375	CEI-6G-SR	–	0.3	UI
		CEI-6G-LR	–	0.3	UI
<b>CEI-6G Receiver High Frequency Jitter Tolerance</b>					
Total receiver jitter tolerance <sup>(1)</sup>	4976–6375	CEI-6G-SR	0.6	–	UI
		CEI-6G-LR	0.95	–	UI
<b>CEI-11G Transmitter Jitter Generation</b>					
Total transmitter jitter <sup>(2)</sup>	9950–11100	CEI-11G-SR	–	0.3	UI
		CEI-11G-LR/MR	–	0.3	UI
<b>CEI-11G Receiver High Frequency Jitter Tolerance</b>					
Total receiver jitter tolerance <sup>(2)</sup>	9950–11100	CEI-11G-SR	0.65	–	UI
		CEI-11G-MR	0.65	–	UI
		CEI-11G-LR	0.825	–	UI

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 79: SFP+ Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
<b>SFP+ Transmitter Jitter Generation</b>				
Total transmitter jitter	9830.40 <sup>(1)</sup>	–	0.28	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			
<b>SFP+ Receiver Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	9830.40 <sup>(1)</sup>	0.7	–	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			

**Notes:**

1. Line rated used for CPRI over SFP+ applications.

Table 80: CPRI Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
<b>CPRI Transmitter Jitter Generation</b>				
Total transmitter jitter	614.4	–	0.35	UI
	1228.8	–	0.35	UI
	2457.6	–	0.35	UI
	3072.0	–	0.35	UI
	4915.2	–	0.3	UI
	6144.0	–	0.3	UI
	9830.4	–	Note 1	UI
<b>CPRI Receiver Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	614.4	0.65	–	UI
	1228.8	0.65	–	UI
	2457.6	0.65	–	UI
	3072.0	0.65	–	UI
	4915.2	0.95	–	UI
	6144.0	0.95	–	UI
	9830.4	Note 1	–	UI

**Notes:**

- Tested per SFP+ specification, see [Table 79](#).

**Integrated Interface Block for PCI Express Designs Switching Characteristics**

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 81: Maximum Performance for PCI Express Designs

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
FPIPECLK	Pipe clock maximum frequency	250.00	250.00	250.00	MHz
FUSERCLK	User clock maximum frequency	500.00	500.00	250.00	MHz
FUSERCLK2	User clock 2 maximum frequency	250.00	250.00	250.00	MHz
FRPCLK	DRP clock maximum frequency	250.00	250.00	250.00	MHz

Table 83: Configuration Switching Characteristics (Cont'd)

Symbol	Description	Virtex-7 T and XT Devices	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
<b>Master/Slave Serial Mode Programming Switching</b>						
T <sub>DCCK/T<sub>CCKD</sub></sub>	DIN setup/hold		4.0/0.0	4.0/0.0	4.0/0.0	ns, Min
T <sub>CCO</sub>	DOUT clock to out		8.0	8.0	8.0	ns, Max
<b>SelectMAP Mode Programming Switching</b>						
T <sub>SMDCK/T<sub>SMCKD</sub></sub>	D[31:00] setup/hold		4.0/0.0	4.0/0.0	4.0/0.0	ns, Min
T <sub>SMCSCK/T<sub>SMCKCS</sub></sub>	CSI_B setup/hold		4.0/0.0	4.0/0.0	4.0/0.0	ns, Min
T <sub>SMWCCK/T<sub>SMCKW</sub></sub>	RDWR_B setup/hold		10.0/0.0	10.0/0.0	10.0/0.0	ns, Min
T <sub>SMCKSO</sub>	CSO_B clock to out (330 Ω pull-up resistor required)		7.0	7.0	7.0	ns, Max
T <sub>SMCO</sub>	D[31:00] clock to out in readback		8.0	8.0	8.0	ns, Max
F <sub>RBCCK</sub>	Readback frequency	SLR-based	70	70	70	MHz, Max
		All other devices	100	100	100	MHz, Max
<b>Boundary-Scan Port Timing Specifications</b>						
T <sub>TAPTCK/T<sub>TCKTAP</sub></sub>	TMS and TDI setup/hold	SLR-based	9.0/2.0	9.0/2.0	9.0/2.0	ns, Min
		All other devices	3.0/2.0	3.0/2.0	3.0/2.0	ns, Min
T <sub>TCKTDO</sub>	TCK falling edge to TDO output	SLR-based	17	17	17	ns, Max
		All other devices	7.0	7.0	7.0	ns, Max
F <sub>TCK</sub>	TCK frequency	SLR-based	20	20	20	MHz, Max
		All other devices	66	66	66	MHz, Max
<b>BPI Master Flash Mode Programming Switching</b>						
T <sub>BPICCO<sup>(2)</sup></sub>	A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out		8.5	8.5	8.5	ns, Max
T <sub>BPIDCC/T<sub>BPICCD</sub></sub>	D[15:00] setup/hold		4.0/0.0	4.0/0.0	4.0/0.0	ns, Min
<b>SPI Master Flash Mode Programming Switching</b>						
T <sub>SPIDCC/T<sub>SPICCD</sub></sub>	D[03:00] setup/hold		3.0/0.0	3.0/0.0	3.0/0.0	ns, Min
T <sub>SPICCM</sub>	MOSI clock to out		8.0	8.0	8.0	ns, Max
T <sub>SPICCF</sub>	FCS_B clock to out		8.0	8.0	8.0	ns, Max

**Notes:**

1. To support longer delays in configuration, use the design solutions described in the 7 Series FPGA Configuration User Guide ([UG470](#)).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

## eFUSE Programming Conditions

Table 84 lists the programming conditions specifically for eFUSE. For more information, see the 7 Series FPGA Configuration User Guide ([UG470](#)).

Table 84: eFUSE Programming Conditions<sup>(1)</sup>

Symbol	Description	Min	Typ	Max	Units
I <sub>FS</sub>	V <sub>CCAUX</sub> supply current	–	–	115	mA
t <sub>j</sub>	Temperature range	15	–	125	°C

**Notes:**

1. The FPGA must not be configured during eFUSE programming.

Date	Version	Description
08/03/2012	1.5	<p>Updated the descriptions, changed <math>V_{IN}</math> and <a href="#">Note 2</a> and added <a href="#">Note 4</a> in <a href="#">Table 1</a>. In <a href="#">Table 2</a>, changed descriptions and notes, removed Note 7, changed GTX transceiver parameters and values and added <a href="#">Note 12</a> and <a href="#">Note 13</a>. Updated parameters in <a href="#">Table 3</a>. Added <a href="#">Table 4</a> and <a href="#">Table 5</a>. Updated the values for in <a href="#">Table 7</a>. Updated LVCMS12 and the SSTLs in <a href="#">Table 9</a>. Updated many of the specifications in <a href="#">Table 10</a> and <a href="#">Table 11</a>.</p> <p>Updated the <a href="#">AC Switching Characteristics</a> section, based upon <a href="#">Table 14</a>, for the ISE 14.2 speed specifications throughout the document with appropriate changes to <a href="#">Table 15</a> and <a href="#">Table 16</a> including production release of the XC7VX485T in the -2 and -1 speed designations.</p> <p>Added notes and specifications to <a href="#">Table 18</a>. Updated the <a href="#">IOB Pad Input/Output/3-State</a> discussion and changed <a href="#">Table 21</a> by adding <math>T_{IOIBUFDISABLE}</math>.</p> <p>Removed many of the combinatorial delay specifications and <math>T_{CINCK}/T_{CKCIN}</math> from <a href="#">Table 28</a>.</p> <p>Rearranged <a href="#">Table 51</a> including moving some parameters to <a href="#">Table 1</a>. Added <a href="#">Table 56</a>. Updated <a href="#">Table 57</a>. In <a href="#">Table 59</a>, updated SJ Jitter Tolerance with Stressed Eye section, <a href="#">page 48</a> and <a href="#">Note 8</a>. Added <a href="#">Note 1</a>, <a href="#">Note 2</a>, and <a href="#">Note 3</a> to <a href="#">Table 62</a>. Added <a href="#">Note 1</a> and <a href="#">Note 2</a> to <a href="#">Table 63</a>, and line rate ranges. Updated <a href="#">Table 64</a> including adding <a href="#">Note 1</a>. Updated <a href="#">Table 65</a> including adding <a href="#">Note 1</a>. In <a href="#">Table 82</a> updated <a href="#">Note 1</a> and added <a href="#">Note 4</a>. In <a href="#">Table 83</a>, updated <math>T_{POR}</math> and <math>F_{EMCCK}</math>.</p>
09/20/2012	1.6	Removed the XC7V1500T device from data sheet. In <a href="#">Table 2</a> , revised $V_{CCINT}$ and $V_{CCBRAM}$ and added <a href="#">Note 3</a> . Updated some of the values in <a href="#">Table 7</a> . Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7V585T in the -2 and -1 speed designations. Added values for the XC7V585T in <a href="#">Table 50</a> . Updated <a href="#">Note 2</a> in <a href="#">Table 58</a> .
09/26/2012	1.7	Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7VX485T in the -3 speed designation.
10/19/2012	1.8	<p>Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7VX485T in the -2L (1.0V) speed designation.</p> <p>Removed -2L (0.9V) speed specifications from data sheet, this change includes edits to <math>V_{CCINT}</math> and <math>V_{CCBRAM}</math> in <a href="#">Table 2</a>, editing <a href="#">Note 1</a> and removing Note 2 in <a href="#">Table 53</a>. Also in <a href="#">Table 53</a>, updated the <math>F_{GTXMAX}</math>, <math>F_{GTXQRANGE1}</math>, and <math>F_{GQPLL RANGE1}</math> specification for -1 speed grade from 6.6 Gb/s to 8.0 Gb/s. Edited <a href="#">Note 4</a> in <a href="#">Table 57</a> and <a href="#">Note 3</a> in <a href="#">Table 72</a>.</p>
12/12/2012	1.9	<p>Updated the <a href="#">AC Switching Characteristics</a> section, based upon <a href="#">Table 14</a>, for the ISE 14.3 speed specifications throughout the document. Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7V585T in the -3 and -2L(1.0V) speed designations. Updated the notes in <a href="#">Table 50</a>.</p> <p>Updated <a href="#">GTH Transceiver Specifications</a> including removal of GTH Transceiver DC Characteristics section (use the XPE (download at <a href="http://www.xilinx.com/power">http://www.xilinx.com/power</a>)). Updated <a href="#">Table 68</a> and added <a href="#">Table 71</a>, <a href="#">Table 73</a>, and <a href="#">Table 74</a>. Removed Note 4 from <a href="#">Table 82</a>.</p>
12/24/2012	1.10	<p>Updated the <a href="#">AC Switching Characteristics</a> section, based upon <a href="#">Table 14</a>, for the ISE 14.4 and Vivado 2012.4 speed specifications throughout the document. Revised the XC7V2000T in the -1 and -2 speed designations <a href="#">Table 15</a> to preliminary.</p> <p>Added the <a href="#">GTH Transceiver Protocol Jitter Characteristics</a> section. Updated <math>T_{TCKTDO}</math> and added <a href="#">Internal Configuration Access Port</a> section to <a href="#">Table 83</a>.</p>
01/31/2013	1.11	<p>Added <a href="#">Note 2</a> to <a href="#">Table 2</a>. Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7V2000T in the -1 and -2 speed specifications. Updated <a href="#">Note 1</a> in <a href="#">Table 35</a>. Updated the notes in <a href="#">Table 37</a>, <a href="#">Table 40</a> through <a href="#">Table 43</a>, <a href="#">Table 46</a>, and <a href="#">Table 47</a>. In <a href="#">Table 66</a>, updated <math>D_{VPPIN}</math>. In <a href="#">Table 67</a>, updated <math>V_{IDIFF}</math>. Removed <math>T_{LOCK}</math> and <math>T_{PHASE}</math> from <a href="#">Table 70</a>. Updated <math>T_{DLOCK}</math> in <a href="#">Table 71</a>.</p>
03/07/2013	1.12	<p>Updated the <a href="#">AC Switching Characteristics</a> section, based upon <a href="#">Table 14</a>, for the ISE 14.5 and Vivado 2013.1 speed specifications throughout the document. Revised <a href="#">Table 15</a> and <a href="#">Table 16</a> to include production release of the XC7VX690T.</p> <p>Revised <math>D_{VPPOUT}</math> in <a href="#">Table 66</a>. Updated values in <a href="#">Table 67</a> and <a href="#">Table 74</a>. Removed Note 1 from <a href="#">Table 68</a>. Updated <math>MMCM\_F_{PFDMAX}</math> in <a href="#">Table 38</a> and <math>PLL\_F_{PFDMAX}</math> in <a href="#">Table 39</a>. Added skew values to <a href="#">Table 50</a>.</p>