

Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	76500
Number of Logic Elements/Cells	979200
Total RAM Bits	55296000
Number of I/O	900
Number of Gates	-
Voltage - Supply	0.97V ~ 1.03V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	1924-BBGA, FCBGA
Supplier Device Package	1930-FCBGA (45x45)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc7vx980t-1ffg1930i">https://www.e-xfl.com/product-detail/xilinx/xc7vx980t-1ffg1930i</a>

Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
$I_{RPD}$	Pad pull-down (when selected) @ $V_{IN} = 3.3V$	68	—	330	$\mu A$
	Pad pull-down (when selected) @ $V_{IN} = 1.8V$	45	—	180	$\mu A$
$I_{CCADC}$	Analog supply current, analog circuits in powered up state	—	—	25	mA
$I_{BATT}^{(3)}$	Battery supply current	—	—	150	nA
$R_{IN\_TERM}^{(4)}$	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_40) for commercial (C), industrial (I), and extended (E) temperature devices	28	40	55	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_50) for commercial (C), industrial (I), and extended (E) temperature devices	35	50	65	$\Omega$
	Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_60) for commercial (C), industrial (I), and extended (E) temperature devices	44	60	83	$\Omega$
$n$	Temperature diode ideality factor	—	1.010	—	—
$r$	Temperature diode series resistance	—	2	—	$\Omega$

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a  $V_{CCO}/2$  level.

Table 4:  $V_{IN}$  Maximum Allowed AC Voltage Overshoot and Undershoot for 3.3V HR I/O Banks<sup>(1)</sup>

AC Voltage Overshoot	% of UI @ -40°C to 100°C	AC Voltage Undershoot	% of UI @ -40°C to 100°C
$V_{CCO} + 0.55$	100	-0.40	100
		-0.45	61.7
		-0.50	25.8
		-0.55	11.0
$V_{CCO} + 0.60$	46.6	-0.60	4.77
$V_{CCO} + 0.65$	21.2	-0.65	2.10
$V_{CCO} + 0.70$	9.75	-0.70	0.94
$V_{CCO} + 0.75$	4.55	-0.75	0.43
$V_{CCO} + 0.80$	2.15	-0.80	0.20
$V_{CCO} + 0.85$	1.02	-0.85	0.09
$V_{CCO} + 0.90$	0.49	-0.90	0.04
$V_{CCO} + 0.95$	0.24	-0.95	0.02

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

Table 10: Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> <sup>(1)</sup>			V <sub>ID</sub> <sup>(2)</sup>			V <sub>OCM</sub> <sup>(3)</sup>			V <sub>OD</sub> <sup>(4)</sup>		
	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max
BLVDS_25	0.300	1.200	1.425	0.100	—	—	—	1.250	—	Note 5		
MINI_LVDS_25	0.300	1.200	V <sub>CCAUX</sub>	0.200	0.400	0.600	1.000	1.200	1.400	0.300	0.450	0.600
PPDS_25	0.200	0.900	V <sub>CCAUX</sub>	0.100	0.250	0.400	0.500	0.950	1.400	0.100	0.250	0.400
RSDS_25	0.300	0.900	1.500	0.100	0.350	0.600	1.000	1.200	1.400	0.100	0.350	0.600
TMDS_33	2.700	2.965	3.230	0.150	0.675	1.200	V <sub>CCO</sub> –0.405	V <sub>CCO</sub> –0.300	V <sub>CCO</sub> –0.190	0.400	0.600	0.800

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage (Q –  $\bar{Q}$ ).
3. V<sub>OCM</sub> is the output common mode voltage.
4. V<sub>OD</sub> is the output differential voltage (Q –  $\bar{Q}$ ).
5. V<sub>OD</sub> for BLVDS will vary significantly depending on topology and loading.
6. LVDS\_25 is specified in Table 12.
7. LVDS is specified in Table 13.

Table 11: Complementary Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> <sup>(1)</sup>			V <sub>ID</sub> <sup>(2)</sup>			V <sub>OL</sub> <sup>(3)</sup>		V <sub>OH</sub> <sup>(4)</sup>		I <sub>OL</sub>		I <sub>OH</sub>
	V, Min	V, Typ	V, Max	V, Min	V, Max	V, Max	V, Min	mA, Max	mA, Min	mA, Max	mA, Min		
DIFF_HSTL_I	0.300	0.750	1.125	0.100	—	0.400	V <sub>CCO</sub> –0.400	8.00	—8.00				
DIFF_HSTL_I_18	0.300	0.900	1.425	0.100	—	0.400	V <sub>CCO</sub> –0.400	8.00	—8.00				
DIFF_HSTL_II	0.300	0.750	1.125	0.100	—	0.400	V <sub>CCO</sub> –0.400	16.00	—16.00				
DIFF_HSTL_II_18	0.300	0.900	1.425	0.100	—	0.400	V <sub>CCO</sub> –0.400	16.00	—16.00				
DIFF_HSUL_12	0.300	0.600	0.850	0.100	—	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.100	—0.100				
DIFF_MOBILE_DDR	0.300	0.900	1.425	0.100	—	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	0.100	—0.100				
DIFF_SSTL12	0.300	0.600	0.850	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	14.25	—14.25				
DIFF_SSTL135	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	13.0	—13.0				
DIFF_SSTL135_R	0.300	0.675	1.000	0.100	—	(V <sub>CCO</sub> /2) – 0.150	(V <sub>CCO</sub> /2) + 0.150	8.9	—8.9				
DIFF_SSTL15	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	13.0	—13.0				
DIFF_SSTL15_R	0.300	0.750	1.125	0.100	—	(V <sub>CCO</sub> /2) – 0.175	(V <sub>CCO</sub> /2) + 0.175	8.9	—8.9				
DIFF_SSTL18_I	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.470	(V <sub>CCO</sub> /2) + 0.470	8.00	—8.00				
DIFF_SSTL18_II	0.300	0.900	1.425	0.100	—	(V <sub>CCO</sub> /2) – 0.600	(V <sub>CCO</sub> /2) + 0.600	13.4	—13.4				

**Notes:**

1. V<sub>ICM</sub> is the input common mode voltage.
2. V<sub>ID</sub> is the input differential voltage (Q –  $\bar{Q}$ ).
3. V<sub>OL</sub> is the single-ended low-output voltage.
4. V<sub>OH</sub> is the single-ended high-output voltage.

## LVDS DC Specifications (LVDS\_25)

The LVDS standard is available in the HR I/O banks.

**Table 12: LVDS\_25 DC Specifications<sup>(1)</sup>**

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply voltage		2.375	2.500	2.625	V
$V_{OH}$	Output High voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	–	–	1.675	V
$V_{OL}$	Output Low voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	0.700	–	–	V
$V_{ODIFF}$	Differential output voltage ( $Q - \bar{Q}$ ), Q = High ( $Q - Q$ ), $\bar{Q}$ = High	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	247	350	600	mV
$V_{OCM}$	Output common-mode voltage	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	1.000	1.250	1.425	V
$V_{IDIFF}$	Differential input voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High		100	350	600	mV
$V_{ICM}$	Input common-mode voltage		0.300	1.200	1.425	V

**Notes:**

1. Differential inputs for LVDS\_25 can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the 7 Series FPGAs SelectIO Resources User Guide ([UG471](#)) for more information.

## LVDS DC Specifications (LVDS)

The LVDS standard is available in the HP I/O banks.

**Table 13: LVDS DC Specifications**

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply voltage		1.710	1.800	1.890	V
$V_{OH}$	Output High voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	–	–	1.675	V
$V_{OL}$	Output Low voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	0.825	–	–	V
$V_{ODIFF}$	Differential output voltage ( $Q - \bar{Q}$ ), Q = High ( $Q - Q$ ), $\bar{Q}$ = High	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	247	350	600	mV
$V_{OCM}$	Output common-mode voltage	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	1.000	1.250	1.425	V
$V_{IDIFF}$	Differential input voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High	Common-mode input voltage = 1.25V	100	350	600	mV
$V_{ICM}$	Input common-mode voltage	Differential input voltage = ±350 mV	0.300	1.200	1.425	V

**Notes:**

1. Differential inputs for LVDS can be placed in banks with  $V_{CCO}$  levels that are different from the required level for outputs. Consult the 7 Series FPGAs SelectIO Resources User Guide ([UG471](#)) for more information.

## AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in the ISE® Design Suite 14.5 and Vivado® Design Suite 2013.1 as outlined in [Table 14](#).

**Table 14: Virtex-7 T and XT FPGA Speed Specification Version By Device/Speed Grade**

Version In:		Typical V <sub>CCINT</sub>	Device
ISE 14.5	Vivado 2013.1	( <a href="#">Table 2</a> )	
1.09	1.09	1.0V	XC7V585T, XC7VX485T
N/A	1.08	1.0V	XC7V2000T
1.08	1.08	1.0V	XC7VX330T, XC7VX415T, XC7VX550T, XC7VX690T, XC7VX980T
N/A	1.08	1.0V	XC7VX1140T

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### **Advance Product Specification**

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### **Preliminary Product Specification**

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### **Production Product Specification**

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

## Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Virtex-7 T and XT FPGAs.

## IOB Pad Input/Output/3-State

**Table 19** (3.3V high-range IOB (HR)) and **Table 20** (1.8V high-performance IOB (HP)) summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- $T_{IOPI}$  is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- $T_{IOOP}$  is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- $T_{IOTP}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HP I/O banks, the internal DCI termination turn-on time is always faster than  $T_{IOTP}$  when the DCITERMDISABLE pin is used. In HR I/O banks, the IN\_TERM termination turn-on time is always faster than  $T_{IOTP}$  when the INTERMDISABLE pin is used.

Table 19: 3.3V IOB High Range (HR) Switching Characteristics

I/O Standard	$T_{IOPI}$			$T_{IOOP}$			$T_{IOTP}$			Units	
	Speed Grade			Speed Grade			Speed Grade				
	-3	-2/-2L/-2G	-1	-3	-2/-2L/-2G	-1	-3	-2/-2L/-2G	-1		
LVTTL_S4	1.31	1.42	1.64	3.77	3.90	4.00	4.53	4.76	4.99	ns	
LVTTL_S8	1.31	1.42	1.64	3.50	3.64	3.73	4.26	4.50	4.72	ns	
LVTTL_S12	1.31	1.42	1.64	3.49	3.62	3.72	4.25	4.48	4.71	ns	
LVTTL_S16	1.31	1.42	1.64	3.03	3.17	3.26	3.79	4.03	4.25	ns	
LVTTL_S24	1.31	1.42	1.64	3.25	3.39	3.48	4.01	4.25	4.47	ns	
LVTTL_F4	1.31	1.42	1.64	3.22	3.36	3.45	3.98	4.22	4.44	ns	
LVTTL_F8	1.31	1.42	1.64	2.71	2.84	2.93	3.47	3.70	3.92	ns	
LVTTL_F12	1.31	1.42	1.64	2.69	2.82	2.92	3.45	3.68	3.91	ns	
LVTTL_F16	1.31	1.42	1.64	2.57	2.85	3.15	3.33	3.71	4.14	ns	
LVTTL_F24	1.31	1.42	1.64	2.41	2.64	2.89	3.17	3.50	3.88	ns	
LVDS_25 <sup>(1)</sup>	0.64	0.68	0.80	1.36	1.47	1.55	2.12	2.33	2.54	ns	
MINI_LVDS_25	0.68	0.70	0.79	1.36	1.47	1.55	2.12	2.33	2.54	ns	
BLVDS_25 <sup>(1)</sup>	0.65	0.69	0.80	1.83	2.02	2.20	2.59	2.88	3.19	ns	
RSDS_25 (point to point) <sup>(1)</sup>	0.63	0.68	0.79	1.36	1.48	1.55	2.12	2.34	2.54	ns	
PPDS_25 <sup>(1)</sup>	0.65	0.69	0.80	1.36	1.49	1.58	2.12	2.35	2.57	ns	
TMDS_33 <sup>(1)</sup>	0.72	0.76	0.86	1.43	1.54	1.60	2.19	2.40	2.59	ns	
PCI33_3 <sup>(1)</sup>	1.28	1.41	1.65	2.71	3.08	3.52	3.47	3.94	4.51	ns	
HSUL_12	0.63	0.64	0.71	1.77	1.90	2.00	2.53	2.76	2.99	ns	
DIFF_HSUL_12	0.58	0.61	0.70	1.55	1.68	1.78	2.31	2.54	2.77	ns	
HSTL_I_S	0.61	0.64	0.73	1.55	1.69	1.80	2.31	2.55	2.79	ns	
HSTL_II_S	0.61	0.64	0.73	1.21	1.34	1.43	1.97	2.20	2.42	ns	
HSTL_I_18_S	0.64	0.67	0.76	1.28	1.39	1.45	2.04	2.25	2.44	ns	
HSTL_II_18_S	0.64	0.67	0.76	1.18	1.31	1.40	1.94	2.17	2.39	ns	
DIFF_HSTL_I_S	0.63	0.67	0.77	1.42	1.54	1.61	2.18	2.40	2.60	ns	
DIFF_HSTL_II_S	0.63	0.67	0.77	1.15	1.24	1.27	1.91	2.10	2.26	ns	
DIFF_HSTL_I_18_S	0.65	0.69	0.78	1.27	1.38	1.43	2.03	2.24	2.42	ns	
DIFF_HSTL_II_18_S	0.65	0.69	0.78	1.14	1.23	1.26	1.90	2.09	2.25	ns	
HSTL_I_F	0.61	0.64	0.73	1.10	1.19	1.23	1.86	2.05	2.22	ns	

## Input/Output Logic Switching Characteristics

Table 22: ILOGIC Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Setup/Hold</b>					
T <sub>ICE1CK/T<sub>ICKCE1</sub></sub>	CE1 pin setup/hold with respect to CLK	0.42/0.00	0.48/0.00	0.67/0.00	ns
T <sub>ISRCK/T<sub>ICKSR</sub></sub>	SR pin setup/hold with respect to CLK	0.53/0.01	0.61/0.01	0.99/0.01	ns
T <sub>IDOCKE2/T<sub>IOCKDE2</sub></sub>	D pin setup/hold with respect to CLK without delay (HP I/O banks only)	0.01/0.27	0.01/0.29	0.01/0.34	ns
T <sub>IDOCKDE2/T<sub>IOCKDDE2</sub></sub>	DDLY pin setup/hold with respect to CLK (using IDELAY) (HP I/O banks only)	0.01/0.27	0.02/0.29	0.02/0.34	ns
T <sub>IDOCKE3/T<sub>IOCKDE3</sub></sub>	D pin setup/hold with respect to CLK without delay (HR I/O banks only)	0.01/0.27	0.01/0.29	0.01/0.34	ns
T <sub>IDOCKDE3/T<sub>IOCKDDE3</sub></sub>	DDLY pin setup/hold with respect to CLK (using IDELAY) (HR I/O banks only)	0.01/0.27	0.02/0.29	0.02/0.34	ns
<b>Combinatorial</b>					
T <sub>IDIE2</sub>	D pin to O pin propagation delay, no delay (HP I/O banks only)	0.09	0.10	0.12	ns
T <sub>IDIDE2</sub>	DDLY pin to O pin propagation delay (using IDELAY) (HP I/O banks only)	0.10	0.11	0.13	ns
T <sub>IDIE3</sub>	D pin to O pin propagation delay, no delay (HR I/O banks only)	0.09	0.10	0.12	ns
T <sub>IDIDE3</sub>	DDLY pin to O pin propagation delay (using IDELAY) (HR I/O banks only)	0.10	0.11	0.13	ns
<b>Sequential Delays</b>					
T <sub>IDLOE2</sub>	D pin to Q1 pin using flip-flop as a latch without delay (HP I/O banks only)	0.36	0.39	0.45	ns
T <sub>IDLODE2</sub>	DDLY pin to Q1 pin using flip-flop as a latch (using IDELAY) (HP I/O banks only)	0.36	0.39	0.45	ns
T <sub>IDLOE3</sub>	D pin to Q1 pin using flip-flop as a latch without delay (HR I/O banks only)	0.36	0.39	0.45	ns
T <sub>IDLODE3</sub>	DDLY pin to Q1 pin using flip-flop as a latch (using IDELAY) (HR I/O banks only)	0.36	0.39	0.45	ns
T <sub>ICKQ</sub>	CLK to Q outputs	0.47	0.50	0.58	ns
T <sub>RQ_ILOGICE2</sub>	SR pin to OQ/TQ out (HP I/O banks only)	0.84	0.94	1.16	ns
T <sub>GSRQ_ILOGICE2</sub>	Global set/reset to Q outputs (HP I/O banks only)	7.60	7.60	10.51	ns
T <sub>RQ_ILOGICE3</sub>	SR pin to OQ/TQ out (HR I/O banks only)	0.84	0.94	1.16	ns
T <sub>GSRQ_ILOGICE3</sub>	Global set/reset to Q outputs (HR I/O banks only)	7.60	7.60	10.51	ns
<b>Set/Reset</b>					
T <sub>RPW_ILOGICE2</sub>	Minimum pulse width, SR inputs (HP I/O banks only)	0.54	0.63	0.63	ns, Min
T <sub>RPW_ILOGICE3</sub>	Minimum pulse width, SR inputs (HR I/O banks only)	0.54	0.63	0.63	ns, Min

## Input Serializer/Deserializer Switching Characteristics

Table 24: ISERDES Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Setup/Hold for Control Lines</b>					
T <sub>ISCKC_BITSILIP</sub> /T <sub>ISCKC_BITSILIP</sub>	BITSILIP pin setup/hold with respect to CLKDIV	0.01/0.12	0.02/0.13	0.02/0.15	ns
T <sub>ISCKC_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLK (for CE1)	0.39/-0.02	0.44/-0.02	0.63/-0.02	ns
T <sub>ISCKC_CE2</sub> / T <sub>ISCKC_CE2</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLKDIV (for CE2)	-0.12/0.29	-0.12/0.31	-0.12/0.35	ns
<b>Setup/Hold for Data Lines</b>					
T <sub>ISDCK_D</sub> / T <sub>ISCKD_D</sub>	D pin setup/hold with respect to CLK	-0.02/0.11	-0.02/0.12	-0.02/0.15	ns
T <sub>ISDCK_DDLY</sub> / T <sub>ISCKD_DDLY</sub>	DDLY pin setup/hold with respect to CLK (using IDELAY) <sup>(1)</sup>	-0.02/0.11	-0.02/0.12	-0.02/0.15	ns
T <sub>ISDCK_D_DDR</sub> / T <sub>ISCKD_D_DDR</sub>	D pin setup/hold with respect to CLK at DDR mode	-0.02/0.11	-0.02/0.12	-0.02/0.15	ns
T <sub>ISDCK_DDLY_DDR</sub> / T <sub>ISCKD_DDLY_DDR</sub>	D pin setup/hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup>	0.11/0.11	0.12/0.12	0.15/0.15	ns
<b>Sequential Delays</b>					
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.46	0.47	0.58	ns
<b>Propagation Delays</b>					
T <sub>ISDO_DO</sub>	D input to DO output pin	0.09	0.10	0.12	ns

**Notes:**

1. Recorded at 0 tap value.
2. T<sub>ISCKC\_CE2</sub> and T<sub>ISCKC\_CE2</sub> are reported as T<sub>ISCKC\_CE</sub>/T<sub>ISCKC\_CE</sub> in the timing report.

## Output Serializer/Deserializer Switching Characteristics

Table 25: OSERDES Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Setup/Hold</b>					
T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>	D input setup/hold with respect to CLKDIV	0.37/0.02	0.40/0.02	0.55/0.02	ns
T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>	T input setup/hold with respect to CLK	0.49/-0.15	0.56/-0.15	0.68/-0.15	ns
T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup>	T input setup/hold with respect to CLKDIV	0.27/-0.15	0.30/-0.15	0.34/-0.15	ns
T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>	OCE input setup/hold with respect to CLK	0.28/0.03	0.29/0.03	0.45/0.03	ns
T <sub>OSCCK_S</sub>	SR (Reset) input setup with respect to CLKDIV	0.41	0.46	0.75	ns
T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>	TCE input setup/hold with respect to CLK	0.28/0.01	0.30/0.01	0.45/0.01	ns
<b>Sequential Delays</b>					
T <sub>OSCKO_OQ</sub>	Clock to out from CLK to OQ	0.35	0.37	0.42	ns
T <sub>OSCKO_TQ</sub>	Clock to out from CLK to TQ	0.41	0.43	0.49	ns
<b>Combinatorial</b>					
T <sub>OSDO_TTQ</sub>	T input to TQ Out	0.73	0.81	0.97	ns

**Notes:**

1. T<sub>OSDCK\_T2</sub> and T<sub>OSCKD\_T2</sub> are reported as T<sub>OSDCK\_T</sub>/T<sub>OSCKD\_T</sub> in the timing report.

## Input/Output Delay Switching Characteristics

Table 26: Input/Output Delay Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>IDELAYCTRL</b>					
T <sub>DLYCCO_RDY</sub>	Reset to ready for IDELAYCTRL	3.22	3.22	3.22	μs
F <sub>IDELAYCTRL_REF</sub>	Attribute REFCLK frequency = 200.0 <sup>(1)</sup>	200	200	200	MHz
	Attribute REFCLK frequency = 300.0 <sup>(1)</sup>	300	300	N/A	MHz
IDELAYCTRL_REF_PRECISION	REFCLK precision	±10	±10	±10	MHz
T <sub>IDELAYCTRL_RPW</sub>	Minimum reset pulse width	52.00	52.00	52.00	ns
<b>IDELAY/ODELAY</b>					
T <sub>IDELAYRESOLUTION</sub>	IDELAY/ODELAY chain delay resolution	1/(32 x 2 x F <sub>REF</sub> )			ps
T <sub>IDELAYPAT_JIT</sub> and T <sub>ODELAYPAT_JIT</sub>	Pattern dependent period jitter in delay chain for clock pattern. <sup>(2)</sup>	0	0	0	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(3)</sup>	±5	±5	±5	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(4)</sup>	±9	±9	±9	ps per tap
T <sub>IDELAY_CLK_MAX</sub> /T <sub>ODELAY_CLK_MAX</sub>	Maximum frequency of CLK input to IDELAY/ODELAY	800	800	710	MHz
T <sub>IDCCK_CE</sub> / T <sub>IDCKC_CE</sub>	CE pin setup/hold with respect to C for IDELAY	0.11/0.10	0.14/0.12	0.18/0.14	ns
T <sub>ODCCK_CE</sub> / T <sub>ODCKC_CE</sub>	CE pin setup/hold with respect to C for ODELAY	0.14/0.03	0.16/0.04	0.19/0.05	ns
T <sub>IDCCK_INC</sub> / T <sub>IDCKC_INC</sub>	INC pin setup/hold with respect to C for IDELAY	0.10/0.14	0.12/0.16	0.14/0.20	ns
T <sub>ODCCK_INC</sub> / T <sub>ODCKC_INC</sub>	INC pin setup/hold with respect to C for ODELAY	0.10/0.07	0.12/0.08	0.13/0.09	ns
T <sub>IDCCK_RST</sub> / T <sub>IDCKC_RST</sub>	RST pin setup/hold with respect to C for IDELAY	0.13/0.08	0.14/0.10	0.16/0.12	ns
T <sub>ODCCK_RST</sub> / T <sub>ODCKC_RST</sub>	RST pin setup/hold with respect to C for ODELAY	0.16/0.04	0.19/0.06	0.24/0.08	ns
T <sub>IDDO_IDATAIN</sub>	Propagation delay through IDELAY	Note 5	Note 5	Note 5	ps
T <sub>ODDO_ODATAIN</sub>	Propagation delay through ODELAY	Note 5	Note 5	Note 5	ps

**Notes:**

1. Average tap delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
3. When HIGH\_PERFORMANCE mode is set to TRUE.
4. When HIGH\_PERFORMANCE mode is set to FALSE.
5. Delay depends on IDELAY/ODELAY tap setting. See the timing report for actual values.

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 29: CLB Distributed RAM Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Sequential Delays</b>					
T <sub>SHCKO</sub> <sup>(1)</sup>	Clock to A – B outputs	0.68	0.70	0.85	ns, Max
T <sub>SHCKO_1</sub>	Clock to AMUX – BMUX outputs	0.91	0.95	1.15	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>					
T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>	A – D inputs to CLK	0.45/0.23	0.45/0.24	0.54/0.27	ns, Min
T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>	Address An inputs to clock	0.13/0.50	0.14/0.50	0.17/0.58	ns, Min
	Address An inputs through MUXs and/or carry logic to clock	0.40/0.16	0.42/0.17	0.52/0.23	ns, Min
T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>	WE input to clock	0.29/0.09	0.30/0.09	0.36/0.09	ns, Min
T <sub>CECK_LRAM</sub> /T <sub>CKCE_LRAM</sub>	CE input to CLK	0.29/0.09	0.30/0.09	0.37/0.09	ns, Min
<b>Clock CLK</b>					
T <sub>MPW</sub>	Minimum pulse width	0.68	0.77	0.91	ns, Min
T <sub>MCP</sub>	Minimum clock period	1.35	1.54	1.82	ns, Min

**Notes:**

1. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 30: CLB Shift Register Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
<b>Sequential Delays</b>					
T <sub>REG</sub>	Clock to A – D outputs	0.96	0.98	1.20	ns, Max
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output	1.19	1.23	1.50	ns, Max
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output	0.89	0.91	1.10	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>					
T <sub>WS_SHFREG</sub> /T <sub>WH_SHFREG</sub>	WE input	0.26/0.09	0.27/0.09	0.33/0.09	ns, Min
T <sub>CECK_SHFREG</sub> /T <sub>CKCE_SHFREG</sub>	CE input to CLK	0.27/0.09	0.28/0.09	0.33/0.09	ns, Min
T <sub>DS_SHFREG</sub> /T <sub>DH_SHFREG</sub>	A – D inputs to CLK	0.28/0.26	0.28/0.26	0.33/0.30	ns, Min
<b>Clock CLK</b>					
T <sub>MPW_SHFREG</sub>	Minimum pulse width	0.55	0.65	0.78	ns, Min

Table 37: Duty Cycle Distortion and Clock Tree Skew

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
T <sub>DCD_CLK</sub>	Global clock tree duty cycle distortion <sup>(1)</sup>	All	0.20	0.20	0.20	ns
T <sub>CKSKEW</sub>	Global clock tree skew <sup>(2)</sup>	XC7V585T	0.75	0.91	0.98	ns
		XC7V2000T	N/A	0.39	0.39	ns
		XC7VX330T	0.60	0.74	0.79	ns
		XC7VX415T	0.76	0.84	0.91	ns
		XC7VX485T	0.60	0.74	0.79	ns
		XC7VX550T	0.73	0.88	0.96	ns
		XC7VX690T	0.73	0.88	0.96	ns
		XC7VX980T	N/A	0.91	0.98	ns
		XC7VX1140T	N/A	0.39	0.39	ns
T <sub>DCD_BUFO</sub>	I/O clock tree duty cycle distortion	All	0.12	0.12	0.12	ns
T <sub>BUFIOSKEW</sub>	I/O clock tree skew across one clock region	All	0.02	0.02	0.02	ns
T <sub>DCD_BUFR</sub>	Regional clock tree duty cycle distortion	All	0.15	0.15	0.15	ns

**Notes:**

- These parameters represent the worst-case duty cycle distortion observable at the I/O flip-flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The T<sub>CKSKEW</sub> value represents the worst-case clock-tree skew observable between sequential I/O elements in a single SLR. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer tools to evaluate clock skew specific to your application.

**MMCM Switching Characteristics**

Table 38: MMCM Specification

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
MMCM_F <sub>INMAX</sub>	Maximum input clock frequency	1066.00	933.00	800.00	MHz
MMCM_F <sub>INMIN</sub>	Minimum input clock frequency	10	10	10	MHz
MMCM_F <sub>INJITTER</sub>	Maximum input clock period jitter	< 20% of clock input period or 1 ns Max			
MMCM_F <sub>INDUTY</sub>	Allowable input duty cycle: 10—49 MHz	25	25	25	%
	Allowable input duty cycle: 50—199 MHz	30	30	30	%
	Allowable input duty cycle: 200—399 MHz	35	35	35	%
	Allowable input duty cycle: 400—499 MHz	40	40	40	%
	Allowable input duty cycle: >500 MHz	45	45	45	%
MMCM_F <sub>MIN_PSCLK</sub>	Minimum dynamic phase shift clock frequency	0.01	0.01	0.01	MHz
MMCM_F <sub>MAX_PSCLK</sub>	Maximum dynamic phase shift clock frequency	550.00	500.00	450.00	MHz
MMCM_F <sub>VCOMIN</sub>	Minimum MMCM VCO frequency	600.00	600.00	600.00	MHz
MMCM_F <sub>VCOMAX</sub>	Maximum MMCM VCO frequency	1600.00	1440.00	1200.00	MHz
MMCM_F <sub>BANDWIDTH</sub>	Low MMCM bandwidth at typical <sup>(1)</sup>	1.00	1.00	1.00	MHz
	High MMCM bandwidth at typical <sup>(1)</sup>	4.00	4.00	4.00	MHz
MMCM_T <sub>STATPHAOFFSET</sub>	Static phase offset of the MMCM outputs <sup>(2)</sup>	0.12	0.12	0.12	ns
MMCM_T <sub>OUTJITTER</sub>	MMCM output jitter	Note 3			
MMCM_T <sub>OUTDUTY</sub>	MMCM output clock duty cycle precision <sup>(4)</sup>	0.20	0.20	0.20	ns

Table 47: Clock-Capable Clock Input Setup and Hold With PLL

Symbol	Description	Device	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
Input Setup and Hold Time Relative to Clock-Capable Clock Input Signal for SSTL15 Standard. <sup>(1)(2)</sup>						
$T_{PSPLLCC}/T_{PHPLLCC}$	No delay clock-capable clock input and IFF <sup>(3)</sup> with PLL	XC7V585T	3.07/-0.21	3.40/-0.21	3.72/-0.21	ns
		XC7V2000T	N/A	2.99/-0.35	3.27/-0.35	ns
		XC7VX330T	2.94/-0.26	3.26/-0.26	3.57/-0.26	ns
		XC7VX415T	3.09/-0.10	3.42/-0.10	3.75/-0.10	ns
		XC7VX485T	2.95/-0.26	3.26/-0.26	3.58/-0.26	ns
		XC7VX550T	3.08/-0.20	3.40/-0.20	3.74/-0.20	ns
		XC7VX690T	3.08/-0.10	3.40/-0.10	3.74/-0.10	ns
		XC7VX980T	N/A	3.39/-0.21	3.72/-0.21	ns
		XC7VX1140T	N/A	3.00/-0.35	3.27/-0.35	ns

**Notes:**

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
2. Listed below are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net in a single SLR.
3. IFF = Input Flip-Flop or Latch
4. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Table 48: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIN

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIN for SSTL15 Standard.					
$T_{PSCS}/T_{PHCS}$	Setup/hold of I/O clock for HR I/O banks	-0.36/1.36	-0.36/1.50	-0.36/1.70	ns
	Setup/hold of I/O clock for HP I/O banks	-0.34/1.39	-0.34/1.53	-0.34/1.73	ns

Table 49: Sample Window

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
$T_{SAMP}$	Sampling error at receiver pins <sup>(1)</sup>	0.51	0.56	0.61	ns
$T_{SAMP\_BUFIN}$	Sampling error at receiver pins using BUFIN <sup>(2)</sup>	0.30	0.35	0.40	ns

**Notes:**

1. This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution
These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of the Virtex-7 T and XT FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIN clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

## Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for Virtex-7 T and XT FPGA clock transmitter and receiver data-valid windows.

*Table 50: Package Skew*

Symbol	Description	Device	Package	Value	Units
T <sub>PKGSKEW</sub>	Package Skew <sup>(1)</sup>	XC7V585T	FFG1157	232	ps
			FFG1761	255	ps
		XC7V2000T	FHG1761	308	ps
			FLG1925	266	ps
		XC7VX330T	FFG1157	170	ps
			FFG1761	270	ps
		XC7VX415T	FFG1157	203	ps
			FFG1158	237	ps
			FFG1927	183	ps
		XC7VX485T	FFG1157	191	ps
			FFG1158	209	ps
			FFG1761	274	ps
			FFG1927	209	ps
			FFG1930	304	ps
		XC7VX550T	FFG1158	217	ps
			FFG1927	254	ps
		XC7VX690T	FFG1157	239	ps
			FFG1158	217	ps
			FFG1761	284	ps
			FFG1926	238	ps
			FFG1927	254	ps
			FFG1930	287	ps
		XC7VX980T	FFG1926	242	ps
			FFG1928	199	ps
			FFG1930	243	ps
		XC7VX1140T	FLG1926	271	ps
			FLG1928	216	ps
			FLG1930	279	ps

**Notes:**

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

Table 55: GTX Transceiver Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
$F_{GCLK}$	Reference clock frequency range	-3 speed grade	60	—	700	MHz
		All other speed grades	60	—	670	MHz
$T_{RCLK}$	Reference clock rise time	20% – 80%	—	200	—	ps
$T_{FCLK}$	Reference clock fall time	80% – 20%	—	200	—	ps
$T_{DCREF}$	Reference clock duty cycle	Transceiver PLL only	40	50	60	%




Figure 3: Reference Clock Timing Parameters

Table 56: GTX Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
$T_{LOCK}$	Initial PLL lock		—	—	1	ms
$T_{DLOCK}$	Clock recovery phase acquisition and adaptation time for decision feedback equalizer (DFE).	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	—	50,000	$37 \times 10^6$	UI
	Clock recovery phase acquisition and adaptation time for low-power mode (LPM) when the DFE is disabled.		—	50,000	$2.3 \times 10^6$	UI

Table 59: GTX Transceiver Receiver Switching Characteristics

Symbol	Description		Min	Typ	Max	Units
$F_{GTXRX}$	Serial data rate	RX oversampler not enabled	0.500	—	$F_{GTXMAX}$	Gb/s
$T_{RXELECIDLE}$	Time for RXELECIDLE to respond to loss or restoration of data		—	10	—	ns
$RX_{OOBVDP}$	OOB detect threshold peak-to-peak		60	—	150	mV
$RX_{SST}$	Receiver spread-spectrum tracking <sup>(1)</sup>	Modulated @ 33 KHz	-5000	—	0	ppm
$RX_{RL}$	Run length (CID)		—	—	512	UI
$RX_{PPMTOL}$	Data/REFCLK PPM offset tolerance	Bit rates ≤ 6.6 Gb/s	-1250	—	1250	ppm
		Bit rates > 6.6 Gb/s and ≤ 8.0 Gb/s	-700	—	700	ppm
		Bit rates > 8.0 Gb/s	-200	—	200	ppm
<b>SJ Jitter Tolerance<sup>(2)</sup></b>						
$JT_{SJ12.5}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	12.5 Gb/s	0.3	—	—	UI
$JT_{SJ11.18}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	11.18 Gb/s	0.3	—	—	UI
$JT_{SJ10.32}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	10.32 Gb/s	0.3	—	—	UI
$JT_{SJ9.95}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	9.95 Gb/s	0.3	—	—	UI
$JT_{SJ9.8}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	9.8 Gb/s	0.3	—	—	UI
$JT_{SJ8.0}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	8.0 Gb/s	0.44	—	—	UI
$JT_{SJ6.6\_QPLL}$	Sinusoidal jitter (QPLL) <sup>(3)</sup>	6.6 Gb/s	0.48	—	—	UI
$JT_{SJ6.6\_CPLL}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	6.6 Gb/s	0.44	—	—	UI
$JT_{SJ5.0}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	5.0 Gb/s	0.44	—	—	UI
$JT_{SJ4.25}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	4.25 Gb/s	0.44	—	—	UI
$JT_{SJ3.75}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	3.75 Gb/s	0.44	—	—	UI
$JT_{SJ3.2}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(4)</sup>	0.45	—	—	UI
$JT_{SJ3.2L}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	3.2 Gb/s <sup>(5)</sup>	0.45	—	—	UI
$JT_{SJ2.5}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	2.5 Gb/s <sup>(6)</sup>	0.5	—	—	UI
$JT_{SJ1.25}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	1.25 Gb/s <sup>(7)</sup>	0.5	—	—	UI
$JT_{SJ500}$	Sinusoidal jitter (CPLL) <sup>(3)</sup>	500 Mb/s	0.4	—	—	UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(2)</sup></b>						
$JT_{TJSE3.2}$	Total jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.70	—	—	UI
$JT_{TJSE6.6}$		6.6 Gb/s	0.70	—	—	UI
$JT_{SJSE3.2}$	Sinusoidal jitter with stressed eye <sup>(8)</sup>	3.2 Gb/s	0.1	—	—	UI
$JT_{SJSE6.6}$		6.6 Gb/s	0.1	—	—	UI

**Notes:**

1. Using RXOUT\_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of  $1e^{-12}$ .
3. The frequency of the injected sinusoidal jitter is 80 MHz.
4. CPLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
5. CPLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
6. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
7. CPLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
8. Composite jitter with RX equalizer enabled. DFE disabled.

Table 78: CEI-6G and CEI-11G Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Interface	Min	Max	Units
<b>CEI-6G Transmitter Jitter Generation</b>					
Total transmitter jitter <sup>(1)</sup>	4976–6375	CEI-6G-SR	–	0.3	UI
		CEI-6G-LR	–	0.3	UI
<b>CEI-6G Receiver High Frequency Jitter Tolerance</b>					
Total receiver jitter tolerance <sup>(1)</sup>	4976–6375	CEI-6G-SR	0.6	–	UI
		CEI-6G-LR	0.95	–	UI
<b>CEI-11G Transmitter Jitter Generation</b>					
Total transmitter jitter <sup>(2)</sup>	9950–11100	CEI-11G-SR	–	0.3	UI
		CEI-11G-LR/MR	–	0.3	UI
<b>CEI-11G Receiver High Frequency Jitter Tolerance</b>					
Total receiver jitter tolerance <sup>(2)</sup>	9950–11100	CEI-11G-SR	0.65	–	UI
		CEI-11G-MR	0.65	–	UI
		CEI-11G-LR	0.825	–	UI

**Notes:**

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.
2. Tested at line rate of 9950 Mb/s using 155.46875 MHz reference clock and 11100 Mb/s using 173.4375 MHz reference clock.

Table 79: SFP+ Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
<b>SFP+ Transmitter Jitter Generation</b>				
Total transmitter jitter	9830.40 <sup>(1)</sup>	–	0.28	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			
<b>SFP+ Receiver Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	9830.40 <sup>(1)</sup>	0.7	–	UI
	9953.00			
	10312.50			
	10518.75			
	11100.00			

**Notes:**

1. Line rated used for CPRI over SFP+ applications.

Table 80: CPRI Protocol Characteristics (GTH Transceivers)

Description	Line Rate (Mb/s)	Min	Max	Units
<b>CPRI Transmitter Jitter Generation</b>				
Total transmitter jitter	614.4	–	0.35	UI
	1228.8	–	0.35	UI
	2457.6	–	0.35	UI
	3072.0	–	0.35	UI
	4915.2	–	0.3	UI
	6144.0	–	0.3	UI
	9830.4	–	Note 1	UI
<b>CPRI Receiver Frequency Jitter Tolerance</b>				
Total receiver jitter tolerance	614.4	0.65	–	UI
	1228.8	0.65	–	UI
	2457.6	0.65	–	UI
	3072.0	0.65	–	UI
	4915.2	0.95	–	UI
	6144.0	0.95	–	UI
	9830.4	Note 1	–	UI

**Notes:**

- Tested per SFP+ specification, see [Table 79](#).

**Integrated Interface Block for PCI Express Designs Switching Characteristics**

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 81: Maximum Performance for PCI Express Designs

Symbol	Description	Speed Grade			Units
		-3	-2/-2L/-2G	-1	
FPIPECLK	Pipe clock maximum frequency	250.00	250.00	250.00	MHz
FUSERCLK	User clock maximum frequency	500.00	500.00	250.00	MHz
FUSERCLK2	User clock 2 maximum frequency	250.00	250.00	250.00	MHz
FRPCLK	DRP clock maximum frequency	250.00	250.00	250.00	MHz

## XADC Specifications

Table 82: XADC Specifications

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
$V_{CCADC} = 1.8V \pm 5\%$ , $V_{REFP} = 1.25V$ , $V_{REFN} = 0V$ , $ADCCLK = 26\text{ MHz}$ , $T_j = -40^\circ C$ to $100^\circ C$ , Typical values at $T_j=+40^\circ C$						
<b>ADC Accuracy<sup>(1)</sup></b>						
Resolution			12	–	–	Bits
Integral Nonlinearity <sup>(2)</sup>	INL		–	–	$\pm 3$	LSBs
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	$\pm 1$	LSBs
Offset Error		Offset calibration enabled	–	–	$\pm 6$	LSBs
Gain Error		Gain calibration disabled	–	–	$\pm 0.5$	%
Offset Matching		Offset calibration enabled	–	–	4	LSBs
Gain Matching		Gain calibration disabled	–	–	0.3	%
Sample Rate			0.1	–	1	MS/s
Signal to Noise Ratio <sup>(2)</sup>	SNR	$F_{SAMPLE} = 500\text{KS/s}$ , $F_{IN} = 20\text{KHz}$	60	–	–	dB
RMS Code Noise		External 1.25V reference	–	–	2	LSBs
		On-chip reference	–	3	–	LSBs
Total Harmonic Distortion <sup>(2)</sup>	THD	$F_{SAMPLE} = 500\text{KS/s}$ , $F_{IN} = 20\text{KHz}$	–	70	–	dB
<b>ADC Accuracy at Extended Temperatures (-55°C to 125°C)</b>						
Resolution			10	–	–	Bits
Integral Nonlinearity <sup>(2)</sup>	INL		–	–	$\pm 1$	LSB (at 10 bits)
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	$\pm 1$	
<b>Analog Inputs<sup>(3)</sup></b>						
ADC Input Ranges		Unipolar operation	0	–	1	V
		Bipolar operation	-0.5	–	+0.5	V
		Unipolar common mode range (FS input)	0	–	+0.5	V
		Bipolar common mode range (FS input)	+0.5	–	+0.6	V
Maximum External Channel Input Ranges		Adjacent channels set within these ranges should not corrupt measurements on adjacent channels	-0.1	–	$V_{CCADC}$	V
Auxiliary Channel Full Resolution Bandwidth	FRBW		250	–	–	KHz
<b>On-Chip Sensors</b>						
Temperature Sensor Error		$T_j = -40^\circ C$ to $100^\circ C$ .	–	–	$\pm 4$	°C
		$T_j = -55^\circ C$ to $+125^\circ C$	–	–	$\pm 6$	°C
Supply Sensor Error		Measurement range of $V_{CCAUX}$ 1.8V $\pm 5\%$ $T_j = -40^\circ C$ to $+100^\circ C$	–	–	$\pm 1$	%
		Measurement range of $V_{CCAUX}$ 1.8V $\pm 5\%$ $T_j = -55^\circ C$ to $+125^\circ C$	–	–	$\pm 2$	%
<b>Conversion Rate<sup>(4)</sup></b>						
Conversion Time - Continuous	$t_{CONV}$	Number of ADCCLK cycles	26	–	32	cycle
Conversion Time - Event	$t_{CONV}$	Number of CLK cycles	–	–	21	cycle
DRP Clock Frequency	DCLK	DRP clock frequency	8	–	250	MHz
ADC Clock Frequency	ADCCLK	Derived from DCLK	1	–	26	MHz
DCLK Duty Cycle			40	–	60	%

Table 83: Configuration Switching Characteristics (Cont'd)

Symbol	Description	Virtex-7 T and XT Devices	Speed Grade			Units
			-3	-2/-2L/-2G	-1	
<b>Master/Slave Serial Mode Programming Switching</b>						
T <sub>DCCK/T<sub>CCKD</sub></sub>	DIN setup/hold		4.0/0.0	4.0/0.0	4.0/0.0	ns, Min
T <sub>CCO</sub>	DOUT clock to out		8.0	8.0	8.0	ns, Max
<b>SelectMAP Mode Programming Switching</b>						
T <sub>SMDCK/T<sub>SMCKD</sub></sub>	D[31:00] setup/hold		4.0/0.0	4.0/0.0	4.0/0.0	ns, Min
T <sub>SMCSCK/T<sub>SMCKCS</sub></sub>	CSI_B setup/hold		4.0/0.0	4.0/0.0	4.0/0.0	ns, Min
T <sub>SMWCCK/T<sub>SMCKW</sub></sub>	RDWR_B setup/hold		10.0/0.0	10.0/0.0	10.0/0.0	ns, Min
T <sub>SMCKSO</sub>	CSO_B clock to out (330 Ω pull-up resistor required)		7.0	7.0	7.0	ns, Max
T <sub>SMCO</sub>	D[31:00] clock to out in readback		8.0	8.0	8.0	ns, Max
F <sub>RBCCK</sub>	Readback frequency	SLR-based	70	70	70	MHz, Max
		All other devices	100	100	100	MHz, Max
<b>Boundary-Scan Port Timing Specifications</b>						
T <sub>TAPTCK/T<sub>TCKTAP</sub></sub>	TMS and TDI setup/hold	SLR-based	9.0/2.0	9.0/2.0	9.0/2.0	ns, Min
		All other devices	3.0/2.0	3.0/2.0	3.0/2.0	ns, Min
T <sub>TCKTDO</sub>	TCK falling edge to TDO output	SLR-based	17	17	17	ns, Max
		All other devices	7.0	7.0	7.0	ns, Max
F <sub>TCK</sub>	TCK frequency	SLR-based	20	20	20	MHz, Max
		All other devices	66	66	66	MHz, Max
<b>BPI Master Flash Mode Programming Switching</b>						
T <sub>BPICCO<sup>(2)</sup></sub>	A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out		8.5	8.5	8.5	ns, Max
T <sub>BPIDCC/T<sub>BPICCD</sub></sub>	D[15:00] setup/hold		4.0/0.0	4.0/0.0	4.0/0.0	ns, Min
<b>SPI Master Flash Mode Programming Switching</b>						
T <sub>SPIDCC/T<sub>SPICCD</sub></sub>	D[03:00] setup/hold		3.0/0.0	3.0/0.0	3.0/0.0	ns, Min
T <sub>SPICCM</sub>	MOSI clock to out		8.0	8.0	8.0	ns, Max
T <sub>SPICCF</sub>	FCS_B clock to out		8.0	8.0	8.0	ns, Max

**Notes:**

1. To support longer delays in configuration, use the design solutions described in the 7 Series FPGA Configuration User Guide ([UG470](#)).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

## eFUSE Programming Conditions

Table 84 lists the programming conditions specifically for eFUSE. For more information, see the 7 Series FPGA Configuration User Guide ([UG470](#)).

Table 84: eFUSE Programming Conditions<sup>(1)</sup>

Symbol	Description	Min	Typ	Max	Units
I <sub>FS</sub>	V <sub>CCAUX</sub> supply current	–	–	115	mA
t <sub>j</sub>	Temperature range	15	–	125	°C

**Notes:**

1. The FPGA must not be configured during eFUSE programming.

## Revision History

The following table shows the revision history for this document.

Date	Version	Description
03/01/2011	1.0	Initial Xilinx release.
10/05/2011	1.1	<p>Removed the XC7V285T, XC7V450T, and XC7V855T devices from the entire data sheet. Added the XC7VX330T, XC7VX415T, XC7VX550T, XC7VX690T, XC7VX980T, and XC7VX1140T devices to the entire data sheet.</p> <p>Replaced -1L with -2L throughout this data sheet. Added the extended temperature range discussion to <a href="#">page 1</a>. Updated Min/Max values and removed Note 5 from <a href="#">Table 2</a>. Clarified <a href="#">Power-On/Off Power Supply Sequencing</a> power sequencing discussion including adding <math>T_{VCCO2VCCAUX}</math> to <a href="#">Table 8</a>. Added <math>I_{CCAUX\_IO}</math> and <math>I_{CCBRAM}</math> to <a href="#">Table 6</a> and <a href="#">Table 7</a>. Updated <math>V_{OCM}</math> in <a href="#">Table 12</a> and <a href="#">Table 13</a>. Added Note 1 to <a href="#">Table 12</a>. Updated <a href="#">Table 84</a> including adding <a href="#">Note 1</a>. Added <a href="#">Table 13</a>. Revised the reference clock maximum frequency (<math>F_{GCLK}</math>) in <a href="#">Table 55</a>. Added <a href="#">Table 57</a>. Added <a href="#">GTH Transceiver Specifications</a> section. Removed erroneous instances of HSTL_III from <a href="#">Table 20</a>. Removed the <a href="#">I/O Standard Adjustment Measurement Methodology</a> section. Use IBIS for more accurate information and measurements. Updated <math>T_{IDELAYPAT\_JIT}</math> in <a href="#">Table 26</a>. Added <math>T_{AS}/T_{AH}</math> to <a href="#">Table 28</a>. Added <math>T_{RDCK\_DI\_WF\_NC}/T_{RCKD\_DI\_WF\_NC}</math> and <math>T_{RDCK\_DI\_RF}/T_{RCKD\_DI\_RF}</math> to <a href="#">Table 31</a>. Completely updated the specifications in <a href="#">Table 83</a>. Updated <math>MMCM\_F_{INDUTY}</math> and added <math>F_{INJITTER}</math>, <math>T_{OUTJITTER}</math>, and <math>T_{EXTFDVAR}</math> and <a href="#">Note 3</a> to <a href="#">Table 38</a>. Updated the <a href="#">AC Switching Characteristics</a> section. Updated the <a href="#">Table 50</a> package list. Updated the <a href="#">Notice of Disclaimer</a>.</p>
11/07/2011	1.2	<p>Added -2G speed grade, where appropriate, throughout document.</p> <p>Revised the <math>V_{OCM}</math> specification in <a href="#">Table 12</a>. Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.3 v1.02 speed specification throughout document including <a href="#">Table 19</a> and <a href="#">Table 20</a>. Added MMCM to the symbol names of a few specifications in <a href="#">Table 38</a> and PLL to the symbol names in <a href="#">Table 39</a>. In <a href="#">Table 40</a> through <a href="#">Table 47</a>, updated the pin-to-pin description with the SSTL15 standard. Updated units in <a href="#">Table 49</a>.</p>
02/13/2012	1.3	<p>Updated summary description on <a href="#">page 1</a>. In <a href="#">Table 2</a>, revised <math>V_{CCO}</math> for the 3.3V HR I/O banks and updated <math>T_j</math>. Added typical numbers to <a href="#">Table 3</a>. Updated the notes in <a href="#">Table 6</a>. Added MGTAVCC, MGTAVTT, and MGTVCCAUX power supply ramp times to <a href="#">Table 8</a>. Rearranged <a href="#">Table 9</a>, added Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II. Added <a href="#">Table 10</a> and <a href="#">Table 11</a>. Revised the specifications in <a href="#">Table 12</a> and <a href="#">Table 13</a>. Updated the <a href="#">eFUSE Programming Conditions</a> section and removed the endurance table. Added the <a href="#">IO_FIFO</a> <a href="#">Switching Characteristics</a> table. Revised <math>I_{CCADC}</math> and updated <a href="#">Note 1</a> in <a href="#">Table 82</a>. Revised DDR LVDS transmitter data width in <a href="#">Table 17</a>. Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.4 v1.03 speed specification throughout document. Removed notes from <a href="#">Table 28</a> as they are no longer applicable. Updated specifications in <a href="#">Table 83</a>. Updated <a href="#">Note 1</a> in <a href="#">Table 37</a>.</p> <p>In the <a href="#">GTX Transceiver Specifications</a> section: Revised <math>V_{IN}</math> and added <math>I_{DCIN}</math> and <math>I_{DCOUT}</math> to <a href="#">Table 51</a>. Updated and added notes to <a href="#">Table 53</a>. In <a href="#">Table 55</a>, revised <math>F_{GCLK}</math>, removed <math>T_{PHASE}</math>, and added <math>T_{DLOCK}</math>. Revised specifications and added <a href="#">Note 2</a> to <a href="#">Table 57</a>. Added <a href="#">Table 58</a> and <a href="#">Table 59</a> along with <a href="#">GTX Transceiver Protocol Jitter Characteristics</a> in <a href="#">Table 60</a> through <a href="#">Table 65</a>.</p>
05/23/2012	1.4	<p>Reorganized entire data sheet including adding <a href="#">Table 44</a> and <a href="#">Table 48</a>.</p> <p>Updated <math>T_{SOL}</math> in <a href="#">Table 1</a>. Updated <math>I_{BATT}</math> and added <math>R_{IN\_TERM}</math> to <a href="#">Table 3</a>. Added values to <a href="#">Table 6</a> and <a href="#">Table 7</a>. Updated <a href="#">Power-On/Off Power Supply Sequencing</a> section with regards to GTX/GTH transceivers. Updated many parameters in <a href="#">Table 9</a>, including SSTL135 and SSTL135_R. Removed <math>V_{OX}</math> column and added DIFF_HSUL_12 to <a href="#">Table 11</a>. Updated <math>V_{OL}</math> in <a href="#">Table 12</a>. Updated <a href="#">Table 17</a> and removed notes 2 and 3. Updated <a href="#">Table 18</a>.</p> <p>Updated the <a href="#">AC Switching Characteristics</a> section based upon the ISE 14.1 v1.04 for the -3, -2, -2L (1.0V), -1, and v1.05 for the -2L (0.9V) speed specifications throughout the document.</p> <p>In <a href="#">Table 31</a>, updated <a href="#">Reset Delays</a> section including <a href="#">Note 10</a> and <a href="#">Note 11</a>. Added data for <math>T_{LOCK}</math> and <math>T_{DLOCK}</math> in <a href="#">Table 55</a>. Updated many of the XADC specifications in <a href="#">Table 82</a> and added <a href="#">Note 2</a>. Updated and moved <a href="#">Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</a> section from <a href="#">Table 83</a> to <a href="#">Table 38</a> and <a href="#">Table 39</a>.</p>