



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f248-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



28/40-Pin High-Performance, Enhanced Flash Microcontrollers with CAN

High-Performance RISC CPU:

- Linear program memory addressing up to 2 Mbytes
- · Linear data memory addressing to 4 Kbytes
- Up to 10 MIPS operation
- DC 40 MHz clock input
- 4 MHz-10 MHz oscillator/clock input with PLL active
- 16-bit wide instructions, 8-bit wide data path
- · Priority levels for interrupts
- 8 x 8 Single-Cycle Hardware Multiplier

Peripheral Features:

- High current sink/source 25 mA/25 mA
- Three external interrupt pins
- Timer0 module: 8-bit/16-bit timer/counter with 8-bit programmable prescaler
- Timer1 module: 16-bit timer/counter
- Timer2 module: 8-bit timer/counter with 8-bit period register (time base for PWM)
- Timer3 module: 16-bit timer/counter
- Secondary oscillator clock option Timer1/Timer3
- Capture/Compare/PWM (CCP) modules; CCP pins can be configured as:
 - Capture input: 16-bit, max resolution 6.25 ns
 - Compare: 16-bit, max resolution 100 ns (TCY)
 - PWM output: PWM resolution is 1 to 10-bit Max. PWM freq. @:8-bit resolution = 156 kHz 10-bit resolution = 39 kHz
- Enhanced CCP module which has all the features of the standard CCP module, but also has the following features for advanced motor control:
 - 1, 2 or 4 PWM outputs
 - Selectable PWM polarity
 - Programmable PWM dead time
- Master Synchronous Serial Port (MSSP) with two modes of operation:
 - 3-wire SPI™ (Supports all 4 SPI modes)
 - I²C[™] Master and Slave mode
- Addressable USART module:
 - Supports interrupt-on-address bit

Advanced Analog Features:

- 10-bit, up to 8-channel Analog-to-Digital Converter module (A/D) with:
 - Conversion available during Sleep
 - Up to 8 channels available
- Analog Comparator module:
 - Programmable input and output multiplexing
- Comparator Voltage Reference module
- Programmable Low-Voltage Detection (LVD) module:
 Supports interrupt-on-Low-Voltage Detection
- Programmable Brown-out Reset (BOR)

CAN bus Module Features:

- · Complies with ISO CAN Conformance Test
- · Message bit rates up to 1 Mbps
- Conforms to CAN 2.0B Active Spec with:
 - 29-bit Identifier Fields
 - 8-byte message length
 - 3 Transmit Message Buffers with prioritization
 - 2 Receive Message Buffers
 - 6 full, 29-bit Acceptance Filters
 - Prioritization of Acceptance Filters
 - Multiple Receive Buffers for High Priority Messages to prevent loss due to overflow
 - Advanced Error Management Features

Special Microcontroller Features:

- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator
- Programmable code protection
- Power-saving Sleep mode
- Selectable oscillator options, including:
 - 4x Phase Lock Loop (PLL) of primary oscillator
 Secondary Oscillator (32 kHz) clock input
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins

Flash Technology:

- · Low-power, high-speed Enhanced Flash technology
- · Fully static design
- Wide operating voltage range (2.0V to 5.5V)
- Industrial and Extended temperature ranges

2.7 Effects of Sleep Mode on the On-Chip Oscillator

When the device executes a SLEEP instruction, the on-chip clocks and oscillator are turned off and the device is held at the beginning of an instruction cycle (Q1 state). With the oscillator off, the OSC1 and OSC2 signals will stop oscillating. Since all the transistor switching currents have been removed, Sleep mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The user can wake from Sleep through external Reset, Watchdog Timer Reset or through an interrupt.

2.8 Power-up Delays

Power-up delays are controlled by two timers so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply and clock are stable. For additional information on Reset operation, see **Section 3.0 "Reset"**.

The first timer is the Power-up Timer (PWRT), which optionally provides a fixed delay of TPWRT (parameter #D033) on power-up only (POR and BOR). The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable.

With the PLL enabled (HS4 Oscillator mode), the timeout sequence following a Power-on Reset is different from other oscillator modes. The time-out sequence is as follows: the PWRT time-out is invoked after a POR time delay has expired, then the Oscillator Start-up Timer (OST) is invoked. However, this is still not a sufficient amount of time to allow the PLL to lock at high frequencies. The PWRT timer is used to provide an additional fixed 2 ms (nominal) to allow the PLL ample time to lock to the incoming clock frequency.

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC Mode	OSC1 Pin	OSC2 Pin
RC	Floating, external resistor should pull high	At logic low
RCIO	Floating, external resistor should pull high	Configured as PORTA, bit 6
ECIO	Floating	Configured as PORTA, bit 6
EC	Floating	At logic low
LP, XT and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level

Note: See Table 3-1 in Section 3.0 "Reset" for time-outs due to Sleep and MCLR Reset.

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF	TXB0IF	RXB1IF	RXB0IF	
	bit 7							bit 0	
bit 7	IRXIF: Inva	lid Message	Received	Interrupt Flag	g bit				
				ed on the Ca curred on th					
bit 6	WAKIF: Bu	is Activity W	ake-up Inte	rrupt Flag bi	t				
		on the CAN on the CAN							
bit 5	ERRIF: CA	N bus Error	Interrupt FI	ag bit					
				AN module (e CAN modu	•	irces)			
bit 4	TXB2IF: Tr	ansmit Buffe	er 2 Interrup	t Flag bit					
	 1 = Transmit Buffer 2 has completed transmission of a message and may be reloaded 0 = Transmit Buffer 2 has not completed transmission of a message TXB1IF: Transmit Buffer 1 Interrupt Flag bit 								
bit 3									
	 1 = Transmit Buffer 1 has completed transmission of a message and may be reloaded 0 = Transmit Buffer 1 has not completed transmission of a message 							ded	
bit 2	TXBOIF: Transmit Buffer 0 Interrupt Flag bit 1 = Transmit Buffer 0 has completed transmission of a message and may be reloaded 0 = Transmit Buffer 0 has not completed transmission of a message								
bit 1	RXB1IF: R	eceive Buffe	er 1 Interrup	t Flag bit					
				a new mess ived a new n	•				
bit 0	RXB0IF: R	eceive Buffe	er 0 Interrup	t Flag bit					
	 1 = Receive Buffer 0 has received a new message 0 = Receive Buffer 0 has not received a new message 								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown





FIGURE 9-3: OSC2/CLKO/RA6 PIN BLOCK DIAGRAM



15.3 Compare Mode

In Compare mode, the 16-bit CCPR1 and ECCPR1 register value is constantly compared against either the TMR1 register pair value or the TMR3 register pair value. When a match occurs, the CCP1 pin can have one of the following actions:

- Driven high
- Driven low
- Toggle output (high-to-low or low-to-high)
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0. At the same time, interrupt flag bit CCP1IF is set.

15.3.1 CCP1 PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the appropriate TRISC bit.

Note:	Clearing the CCP1CON register will force
	the CCP1 compare output latch to the
	default low level. This is not the data latch.

15.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.3.3 SOFTWARE INTERRUPT MODE


When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

15.3.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets either the TMR1 or TMR3 register pair. Additionally, the ECCP1 special event trigger will start an A/D conversion if the A/D module is enabled.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



Note: The special event trigger from the ECCP1 module will not set the Timer1 or Timer3 interrupt flag bits.

NOTES:

FIGURE 16-2: PWM OUTPUT RELATIONSHIPS

ECCP1C <7:6>	ON SIGNAL	0	Cyc	y le ─► Per	PR2 +
00	P1A Modulated, Active-High		; ; ;		
	P1A Modulated, Active-Low		i i	 	
10	P1A Modulated, Active-Low P1B Modulated, Active-High P1B Modulated, Active-Low	- — - —		Pelay	Delay
01	P1A Active, Active-High P1A Active, Active-Low P1B Inactive, Active-High P1B Inactive, Active-Low P1C Inactive, Active-High P1C Inactive, Active-Low P1D Modulated, Active-High P1D Modulated, Active-Low		I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I		
11	P1A Inactive, Active-High P1A Inactive, Active-Low P1B Modulated, Active-High P1B Modulated, Active-Low P1C Active, Active-High P1C Active, Active-Low P1D Inactive, Active-High P1D Inactive, Active-Low				

Relationships:

- Period = 4 * Tosc * (PR2 + 1) * (TMR2 Prescale Value)
- Duty Cycle = Tosc * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 Prescale Value)
- Delay = 4 * Tosc * ECCP1DEL

17.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 17-2) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode. The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 17-3, Figure 17-5 and Figure 17-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 17-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.

FIGURE 17-3: SPI™ MODE WAVEFORM (MASTER MODE)



REGISTER 17-4: SSPCON1: MSSP CONTROL REGISTER 1 (I²C MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | | bit 0 |

bit 7 WCOL: Write Collision Detect bit

In Master Transmit mode:

- 1 = A write to the SSPBUF register was attempted while the l²C conditions were not valid for a transmission to be started (must be cleared in software)
- $0 = No \ collision$

In Slave Transmit mode:

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- $0 = No \ collision$
- In Receive mode (Master or Slave modes):

This is a "don't care" bit.

bit 6 **SSPOV:** Receive Overflow Indicator bit

In Receive mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in software)
- 0 = No overflow
- In Transmit mode:

This is a "don't care" bit in Transmit mode.

bit 5 **SSPEN:** Synchronous Serial Port Enable bit

- 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, the SDA and SCL pins must be properly configured as input or output.

- bit 4 **CKP:** SCK Release Control bit
 - In Slave mode:
 - 1 = Release clock
 - 0 = Holds clock low (clock stretch), used to ensure data setup time
 - In Master mode:

Unused in this mode.

bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

- $1111 = I^2C$ Slave mode, 10-bit address with Start and Stop bit interrupts enabled
- $1110 = I^2C$ Slave mode, 7-bit address with Start and Stop bit interrupts enabled
- $1011 = I^2C$ Firmware Controlled Master mode (Slave Idle)
- 1000 = I²C Master mode, clock = Fosc/(4 * (SSPADD + 1))
- $0111 = I^2C$ Slave mode, 10-bit address
- $0110 = I^2C$ Slave mode, 7-bit address
 - **Note:** Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

Legend:

- J						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

18.1 **USART Baud Rate Generator** (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit Baud Rate Generator. The SPBRG register controls the period of a free running, 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA register) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different USART modes which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 18-1. From this, the error in baud rate can be determined.

Example 18-1 shows the calculation of the baud rate error for the following conditions:

```
Fosc = 16 MHz
Desired Baud Rate = 9600
BRGH = 0
SYNC = 0
```

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

SAMPLING 18.1.1

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

EAAWFLE 10-1.	CALCOLATING BADD HATE ERNOR
Desired Baud Rate	= Fosc/(64 (X + 1))
Solving for X:	
	X = ((Fosc/Desired Baud Rate)/64) - 1 X = ((16000000/9600)/64) - 1 X = [25.042] = 25
Calculated Baud Rate	$= \frac{16000000}{(64 (25 + 1))}$ = 9615
Error	 <u>(Calculated Baud Rate – Desired Baud Rate)</u> Desired Baud Rate (9615 – 9600)/9600 0.16%

TABLE 18-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = FOSC/(64 (X + 1))	Baud Rate = FOSC/(16 (X + 1))
1	(Synchronous) Baud Rate = Fosc/(4 (X + 1))	NA

Legend: X = value in SPBRG (0 to 255)

TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000u
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

EXAMPLE 18-1. CALCULATING BALLD BATE ERBOR

COMSTAT: C	COMMUNIC	CATION S		EGISTER			
R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0
RXB0OVFL R	XB1OVFL	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN
bit 7							bit 0
RXB0OVFL: R	leceive Buffe	er 0 Overflo	ow bit				
			a d				
			red				
TXBO: Transm	nitter Bus-Of	f bit					
RXBP: Receive	er Bus Pass	ive bit					
TXWARN: Trai	nsmitter Wa	rning bit					
			5				
RXWARN: Red	ceiver Warni	ng bit					
			5				
EWARN: Error	Warning bit						
This bit is a flag	g of the RXV	VARN and	TXWARN b	its.			
0 = Neither the	RXWARN	or the TXW	ARN bits ar	e set			
Legend:							
R = Readable b	oit W = V	/ritable bit	C = Cleara	able bit	U = Unimple	emented bit,	read as '0'
-n = Value at Po	OR '1' = B	it is set	'0' = Bit is	cleared	x = Bit is un	known	
	R/C-0RXB0OVFLRbit 7RXB0OVFL:F1 = Receive Bu0 = Receive BuRXB1OVFL:F1 = Receive Bu0 = Receive BuTXB0:Transmit E0 = Transmit E0 = Transmit ETXBP:Transmit E0 = Transmit ETXBP:Receive Eu1 = Receive Eu0 = Receive EuTXWARN:1 = 127 ≥ Tran0 = Transmit ERXWARN:Receive Eu1 = 127 ≥ Receive1 = 127 ≥ Receive1 = 127 ≥ Receive1 = The RXWA0 = Neither theLegend:R = Readable b	R/C-0R/C-0RXB0OVFLRXB1OVFLbit 7RXB0OVFL: Receive Buffer 0 overfl1 = Receive Buffer 0 overfl0 = Receive Buffer 0 has nRXB1OVFL: Receive Buffer 1 overfl0 = Receive Buffer 1 has nTXB0: Transmitter Bus-Of1 = Transmit Error Counter0 = Transmit Error Counter0 = Transmit Error Counter0 = Transmission Error Counter0 = Transmission Error Counter0 = Receive Error Counter0 = Receive Error Counter1 = 127 ≥ Transmit Error CounterRXWARN: Receiver Warni1 = 127 ≥ Receive Error CounterRXWARN: Receiver Warni1 = 127 ≥ Receive Error CounterEWARN: Error Warning bitThis bit is a flag of the RXW1 = The RXWARN or the T0 = Neither the RXWARN or the T0 = Neither the RXWARN or the T	R/C-0R/C-0R-0RXB0OVFLRXB1OVFLTXB0bit 7RXB0OVFL: Receive Buffer 0 Overflowed1 = Receive Buffer 0 overflowed0 = Receive Buffer 0 has not overflowRXB1OVFL: Receive Buffer 1 Overflowed0 = Receive Buffer 1 overflowed0 = Receive Buffer 1 overflowed0 = Receive Buffer 1 has not overflowTXB0: Transmitter Bus-Off bit1 = Transmit Error Counter > 2550 = Transmit Error Counter > 2550 = Transmission Error Counter > 1270 = Transmission Error Counter > 1270 = Transmission Error Counter > 1270 = Receive Error Counter > 950 = Transmit Error Counter < 95	R/C-0R/C-0R-0R-0RXB0OVFLRXB1OVFLTXB0TXBPbit 7 RXB0OVFL: Receive Buffer 0 Overflowed 0 = Receive Buffer 0 has not overflowed 0 = Receive Buffer 1 has not overflowed 0 = Transmitter Bus Passive bit 1 = Receive Error Counter < 127 NUMARN: Transmitter Warning bit 1 = 127 ≥ Transmit Error Counter < 95 0 = Transmit Error Counter < 95 0 = Receive Error Counter < 95 RXWARN: Receiver Warning bit 1 = 127 ≥ Receive Error Counter < 95 EWARN: Error Warning bit This bit is a flag of the RXWARN and TXWARN bits are set 0 = Neither the RXWARN or the TXWARN bits are set 0 = Neither the RXWARN or the TXWARN bits are 0 = Neither the RXWARN or the TXWARN bits areLegend: R = Readable bitW = Writable bitC = Cleara	R/C-0R/C-0R-0R-0R-0IXB00VFLRXB10VFLTXB0TXBPRXBPbit 7RXB00VFL: Receive Buffer 0 Overflow bit1 = Receive Buffer 0 overflowed0 = Receive Buffer 1 overflowed0 = Receive Buffer 1 overflowedRXB10VFL: Receive Buffer 1 Overflow bit1 = Receive Buffer 1 overflowed0 = Receive Buffer 1 overflowed0 = Receive Buffer 1 overflowedTXBO: Transmitter Bus-Off bit1 = Transmit Error Counter > 2550 = Transmiter Bus Passive bit1 = Transmission Error Counter > 1270 = Transmission Error Counter > 1270 = Transmission Error Counter > 1270 = Receive Error Counter > 950 = Transmit Error Counter > 950 = Transmit Error Counter > 950 = Receive Error Warning bit1 = 127 ≥ Receive Error Counter > 95<	RXB0OVFLRXB1OVFLTXBOTXBPRXBPTXWARNbit 7RXB00VFL: Receive Buffer 0 Overflowed1 = Receive Buffer 0 overflowed0 = Receive Buffer 0 has not overflowedRXB1OVFL: Receive Buffer 1 Overflow bit1 = Receive Buffer 1 overflowed0 = Receive Buffer 1 overflowed0 = Receive Buffer 1 has not overflowedTXBO: Transmitter Bus-Off bit1 = Transmit Error Counter > 2550 = Transmit Error Counter > 255TXBP: Transmitter Bus Passive bit1 = Transmission Error Counter > 1270 = Transmission Error Counter > 1270 = Receive Bus Passive bit1 = Receive Error Counter > 1270 = Receive Error Counter > 1270 = Receive Error Counter > 1271 = Receive Error Counter > 1270 = Receive Error Counter > 1271 = 127 ≥ Transmitter Warning bit1 = 127 ≥ Transmit Error Counter > 950 = Transmit Error Counter > 950 = Receive Error Counter ≤ 95EWARN: Error Warning bit1 = 127 ≥ Receive Error Counter > 950 = Receive Error Counter ≤ 95EWARN: Error Warning bit1 = 127 ≥ Receive Error Counter > 950 = Receive Error Counter ≤ 95EWARN: Error Warning bit1 = The RXWARN or the TXWARN bits are set0 = Neither the RXWARN or the TXWARN bits are set0 = Neither the RXWARN or the TXWARN bits are set1 = Receive Bert1 = Receive Bert1 = Receive Bert1 = 1271 = 1272 = Receive Error Counter ≤ 952	R/C-0R/C-0R-0R-0R-0R-0R-0RXBOOVFLRXBIOVFLTXBOTXBPRXBPTXWARNRXWARNbit 7RXBOOVFL: Receive Buffer 0 Overflow bit1 = Receive Buffer 0 has not overflowed0 = Receive Buffer 1 overflowedTXBP: Transmitter Bus-Off bit1 = Transmit Error Counter > 2550 = Transmit Error Counter > 2550 = Transmitsion Error Counter > 1270 = Transmission Error Counter > 1270 = Receive Error Counter > 127TXWARN: Transmitter Warning bit1 = 127 ≥ Receiver Warning bit1 = 127 ≥ Receiver Error Counter > 950 = Receive Error Counter > 950 = Neither the RXWARN and TXWARN bits are set0 = Neither the RXWARN or the TXWARN bits are set0 = Neit

REGISTER 19-3: COMSTAT: COMMUNICATION STATUS REGISTER

19.8 Synchronization

To compensate for phase shifts between the oscillator frequencies of each of the nodes on the bus, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Sync_Seg). The circuit will then adjust the values of Phase Segment 1 and Phase Segment 2, as necessary. There are two mechanisms used for synchronization.

19.8.1 HARD SYNCHRONIZATION

Hard synchronization is only done when there is a recessive to dominant edge during a bus Idle condition, indicating the start of a message. After hard synchronization, the bit time counters are restarted with Sync_Seg. Hard synchronization forces the edge which has occurred to lie within the synchronization segment of the restarted bit time. Due to the rules of synchronization, if a hard synchronization occurs, there will not be a resynchronization within that bit time.

19.8.2 RESYNCHRONIZATION

As a result of resynchronization, Phase Segment 1 may be lengthened or Phase Segment 2 may be shortened. The amount of lengthening or shortening of the phase buffer segments has an upper bound given by the Synchronization Jump Width (SJW). The value of the SJW will be added to Phase Segment 1 (see Figure 19-8) or subtracted from Phase Segment 2 (see Figure 19-9). The SJW is programmable between 1 Tq and 4 Tq.

Clocking information will only be derived from recessive to dominant transitions. The property, that only a fixed maximum number of successive bits have the same value, ensures resynchronization to the bit stream during a frame. The phase error of an edge is given by the position of the edge relative to Sync_Seg, measured in Tq. The phase error is defined in magnitude of Tq as follows:

- e = 0 if the edge lies within Sync_Seg.
- e > 0 if the edge lies before the sample point.
- e < 0 if the edge lies after the sample point of the previous bit.

If the magnitude of the phase error is less than or equal to the programmed value of the synchronization jump width, the effect of a resynchronization is the same as that of a hard synchronization.


If the magnitude of the phase error is larger than the synchronization jump width and if the phase error is positive, then Phase Segment 1 is lengthened by an amount equal to the synchronization jump width.

If the magnitude of the phase error is larger than the resynchronization jump width and if the phase error is negative, then Phase Segment 2 is shortened by an amount equal to the synchronization jump width.

19.8.3 SYNCHRONIZATION RULES

- Only one synchronization within one bit time is allowed.
- An edge will be used for synchronization only if the value detected at the previous sample point (previously read bus value) differs from the bus value immediately after the edge.
- All other recessive to dominant edges, fulfilling rules 1 and 2, will be used for resynchronization with the exception that a node transmitting a dominant bit will not perform a resynchronization as a result of a recessive to dominant edge with a positive phase error.

FIGURE 19-8: LENGTHENING A BIT PERIOD (ADDING SJW TO PHASE SEGMENT 1)



To calculate the minimum acquisition time, Equation 20-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 20-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

•	CHOLD	=	120 pF

• Rs = $2.5 \text{ k}\Omega$

• Conversion Error \leq 1/2 LSb

• VDD = $5V \rightarrow Rss = 7 k\Omega$

- Temperature = 50° C (system max.)
- VHOLD = 0V @ time = 0

EQUATION 20-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

EQUATION 20-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{Tc/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or		
Тс	=	$-(120 \text{ pF})(1 \text{ k}\Omega + \text{Rss} + \text{Rs}) \ln(1/2047)$

EXAMPLE 20-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
Temper	ature	coefficient is only required for temperatures $> 25^{\circ}$ C.
TACQ	=	$2\ \mu s + TC + [(Temp - 25^{\circ}C)(0.05\ \mu s/^{\circ}C)]$
ТС	=	-CHOLD (RIC + RSS + RS) $\ln(1/2047)$ -120 pF (1 k Ω + 7 k Ω + 2.5 k Ω) $\ln(0.0004885)$ -120 pF (10.5 k Ω) $\ln(0.0004885)$ -1.26 μ s (-7.6241) 9.61 μ s
TACQ	=	2 μs + 9.61 μs + [(50°C – 25°C)(0.05 μs/°C)] 11.61 μs + 1.25 μs 12.86 μs


Note: When using external voltage references with the A/D converter, the source impedance of the external voltage references must be less than 20Ω to obtain the specified A/D resolution. Higher reference source impedances will increase both offset and gain errors. Resistive voltage dividers will not provide a sufficiently low source impedance.

To maintain the best possible performance in A/D conversions, external VREF inputs should be buffered with an operational amplifier or other low output impedance circuit.

21.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select these modes. Figure 21-1 shows the eight possible modes. The TRISD register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Section 27.0 "Electrical Characteristics".

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.



21.7 Comparator Operation During Sleep


When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode when enabled. While the comparator is powered up, higher Sleep currents than shown in the power-down current specification will occur. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators, CM<2:0> = 111, before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

21.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator module to be in the Comparator Reset mode, CM<2:0> = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at Reset time. The comparators will be powered down during the Reset interval.

21.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 21-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.



	U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1			
			_	_	CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0			
	bit 7							bit 0			
bit 7-4	Unimpleme	ented: Read	as '0'								
bit 3	CP3: Code	Protection b	it(1)								
		1 = Block 3 (006000-007FFFh) not code-protected 0 = Block 3 (006000-007FFFh) code-protected									
bit 2	CP2: Code Protection bit ⁽¹⁾										
	 1 = Block 2 (004000-005FFFh) not code-protected 0 = Block 2 (004000-005FFFh) code-protected 										
bit 1	CP1: Code Protection bit										
	1 = Block 1 (002000-003FFFh) not code-protected0 = Block 1 (002000-003FFFh) code-protected										
bit 0	CP0: Code	Protection b	it								
		(000200-00 ⁻ (000200-00 ⁻	,	code-protecte -protected	ed						
	Note 1:	Unimplemer	ited in PIC18	3FX48 device	es; maintair	this bit set					

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when dev	ice is unprogrammed	u = Unchanged from programmed state

REGISTER 24-6: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

-					(
	R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
	CPD	CPB	—	—	—	—	—	
	bit 7							bit 0
bit 7	CPD: Data	EEPROM (Code Protec	tion bit				
		EPROM not						
	0 = Data E	EPROM coo	de-protected	k				
bit 6	CPB: Boot	Block Code	Protection	bit				
	1 = Boot B	lock (00000	0-0001FFh)	not code-pr	otected			
	0 = Boot B	lock (00000	0-0001FFh)	code-protect	cted			
bit 5-0	Unimplem	ented: Rea	d as '0'					
	Legend:							
	R = Reada	ble bit	C = Clear	able bit	U = Unin	nplemented	bit, read as	'0'
	-n = Value	when device	e is unprogra	ammed	u = Uncł	nanged from	n programme	d state

24.4.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits external writes to data EEPROM. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

24.4.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In user mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

24.5 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are accessible during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

24.6 In-Circuit Serial Programming

PIC18FXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

24.7 In-Circuit Debugger

When the DEBUG bit in Configuration register, CONFIG4L, is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some of the resources are not available for general use. Resources used include 2 I/O pins, stack locations, program memory and data memory. For more information on the resources required, see the User's Guide for the In-Circuit Debugger you are using. To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies. The Microchip In-Circuit Debugger (ICD) used with the PIC18FXXX microcontrollers is the MPLAB[®] ICD 2.

24.8 Low-Voltage ICSP Programming

The LVP bit in Configuration register, CONFIG4L, enables Low-Voltage ICSP Programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH but can instead be left at the normal operating voltage. In this mode, the RB5/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the MCLR/VPP pin. To enter Programming mode, VDD must be applied to the RB5/PGM pin, provided the LVP bit is set. The LVP bit defaults to a ('1') from the factory.

- Note 1: The High-Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
 - 2: While in Low-Voltage ICSP mode, the RB5 pin can no longer be used as a general purpose I/O pin.
 - **3:** When using Low-Voltage ICSP Programming (LVP) and the pull-ups on PORTB are enabled, bit 5 in the TRISB register must be cleared to disable the pull-up on RB5 and ensure the proper operation of the device.

If Low-Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB5/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIHH on MCLR/VPP. The LVP bit can only be charged when using high voltage on MCLR.

It should be noted that once the LVP bit is programmed to '0', only the High-Voltage Programming mode is available and only High-Voltage Programming mode can be used to program the device.

When using Low-Voltage ICSP Programming, the part must be supplied 4.5V to 5.5V if a bulk erase will be executed. This includes reprogramming of the codeprotect bits from an ON state to an OFF state. For all other cases of Low-Voltage ICSP Programming, the part may be programmed at the normal operating voltage. This means unique user IDs or user code can be reprogrammed or added.

BTG	Bit Toggle f			
Syntax:	[label] BTG	f,b[,a]		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$			
Operation:	$(\overline{f}\!<\!b\!\!>) \to f\!<\!b$	>		
Status Affected:	None			
Encoding:	0111	bbba	ffff	ffff
Description:	Bit 'b' in data inverted. If 'a be selected, 'a' = 1, then per the BSR	a' is '0', th overridin the bank	e Access g the BS will be se	Bank will R value. If
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q	3	Q4
Decode	Read	Proce		
Decode	register 'f'	Data		Write egister 'f'
Example:	register 'f'			

Synta	ax.	[label] BC)V n					
			$-128 \le n \le 127$					
Operands:								
Operation:			if Overflow bit is '1' (PC) + 2 + 2n \rightarrow PC					
Status Affected:		None	None					
Enco	ding:	1110	0100	nnnr	n nnnn			
Desc	rription:	program wi The 2's cor added to th incremente tion, the ne	If the Overflow bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruc- tion, the new address will be PC + 2 + 2n. This instruction is then a					
Word	ls:	1						
		1(2)						
Cycle	es: ycle Activity: imp:	1(2)	03	3	Ω4			
Cycle Q C	es: ycle Activity: mp: Q1	1(2) Q2	Qa		Q4 Write to			
Cycle Q C	es: ycle Activity: imp:	1(2)	Q3 Proce Data	SS	Q4 Write to PC			
Cycle Q C	es: ycle Activity: mp: Q1	1(2) Q2 Read literal	Proce	ess a	Write to			
Cycle Q C	ycle Activity: mp: Q1 Decode	1(2) Q2 Read literal 'n'	Proce Data	ess a	Write to PC			
Cycle Q C If Ju	ycle Activity: mp: Q1 Decode No	1(2) Q2 Read literal 'n' No	Proce Data No	ess a	Write to PC No			
Cycle Q C If Ju	ycle Activity: mp: Q1 Decode No operation	1(2) Q2 Read literal 'n' No	Proce Data No	ess a ion	Write to PC No			
Cycle Q C If Ju	ycle Activity: mp: Q1 Decode No operation o Jump:	1(2) Q2 Read literal 'n' No operation Q2 Read literal	Proce Data No operat Q3 Proce	ess a ion 3	Write to PC No operation Q4 No			
Cycle Q C If Ju	vcle Activity: mp: Q1 Decode No operation o Jump: Q1	1(2) Q2 Read literal 'n' No operation Q2	Proce Data No operat	ess a ion 3	Write to PC No operation Q4			
Cycle Q C If Ju	Activity: mp: Q1 Decode No operation o Jump: Q1 Decode Decode	1(2) Q2 Read literal 'n' No operation Q2 Read literal 'n' HERE	Proce Data No operat Q3 Proce	ess a ion 3	Write to PC No operation Q4 No			
Cycle Q C If Ju	xie Activity: mp: Q1 Decode No operation o Jump: Q1 Decode	1(2) Q2 Read literal 'n' No operation Q2 Read literal 'n' HERE stion = ac	Proce Data No operat Q3 Proce Data BOV	a a ion s ss a	Write to PC No operation Q4 No			

IORL	w	Inclusive	OR Litera	al with W	1			
Synta	ax:	[label]	IORLW k	ί.				
Opera	ands:	$0 \le k \le 255$						
Opera	ation:	(W) .OR. I	(W) .OR. $k \rightarrow W$					
Statu	s Affected:	N, Z	N, Z					
Enco	ding:	0000	1001	kkkk	kkkk			
Desc	ription:	The conte eight-bit lit W.			l with the is placed in			
Word	s:	1						
Cycle	es:	1						
QC	ycle Activity:							
-	Q1	Q2	Q	3	Q4			
	Decode	Read literal 'k'	Proce Dat		Vrite to W			
Example:		IORLW	0x35					
	Before Instruc W After Instructic	= 0x9A						
	W	= 0xBF						

IORWF	Inclusive O	R W with f	
Syntax:	[label] IC	RWF f[,d[,a]]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation:	(W) .OR. (f)	\rightarrow dest	
Status Affected:	N, Z		
Encoding:	0001	00da ff:	ff ffff
	(default). If ' will be selec value. If 'a'	placed back i a' is '0', the A sted, overridin = 1, then the b per the BSR y	ccess Bank g the BSR
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example:	IORWF RE	SULT, W	
Before Instruc RESULT W			

0x13 0x93

After Instruction RESULT = W =

26.0 DEVELOPMENT SUPPORT

The PICmicro $^{\ensuremath{\mathbb{B}}}$ microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
 - MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ[®] Evaluation and Programming Tools
 - PICDEM MSC
 - microID[®] Developer Kits
 - CAN
 - PowerSmart® Developer Kits
 - Analog

26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - mixed assembly and C
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

26.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process