



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 40MHz |
| Connectivity | CANbus, I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, LVD, POR, PWM, WDT |
| Number of I/O | 22 |
| Program Memory Size | 32KB (16K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 1.5K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.2V ~ 5.5V |
| Data Converters | A/D 5x10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 28-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18f258t-i-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| | Pin Number | | | | | | | | |
|------------------|-----------------------------|-----------------|------|-------------|----------------|---|--|--|--|
| Pin Name | PIC18F248/258 PIC18F448/458 | | 458 | Pin Type | Buffer Type | Description | | | |
| | SPDIP, SOIC | PDIP | TQFP | PLCC | Type | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | |
| | | | | | | | PORTC is a bidirectional I/O port. | | |
| RC0/T1OSO/T1CKI | 11 | 15 | 32 | 16 | | ~- | | | |
| | | | | | 1/0 | SI | Digital I/O. Timer1 oscillator output | | |
| T1CKI | | | | | I | ST | Timer1/Timer3 external clock | | |
| | | | | | | | input. | | |
| RC1/T1OSI | 12 | 16 | 35 | 18 | | | | | |
| RC1 | | | | | I/O | ST | Digital I/O. | | |
| TIOSI | | | | | | CMOS | limer1 oscillator input. | | |
| BC2/CCP1 | 13 | 17 | 36 | 19 | | | | | |
| RC2 | 10 | ., | 00 | 10 | I/O | ST | Digital I/O. | | |
| CCP1 | | | | | I/O | ST | Capture 1 input/Compare 1 | | |
| | | | | | | | output/PWM1 output. | | |
| RC3/SCK/SCL | 14 | 18 | 37 | 20 | 1/0 | от | Disital 1/0 | | |
| SCK | | | | | 1/0 | ST | Synchronous serial clock | | |
| UOIN | | | | | "0 | 01 | input/output for SPI™ mode. | | |
| SCL | | | | | I/O | ST | Synchronous serial clock | | |
| | | | | | | | input/output for I ² C™ mode. | | |
| RC4/SDI/SDA | 15 | 23 | 42 | 25 | | 07 | | | |
| RC4 | | | | | 1/0 | SI | Digital I/O. SPI data in | | |
| SDA | | | | | 1/0 | ST | I^2C data I/O. | | |
| | | | | | ., - | | | | |
| RC5/SDO | 16 | 24 | 43 | 26 | | | | | |
| RC5 | | | | | 1/0 | ST | Digital I/O. | | |
| SDO | | | | | 0 | _ | SPI data out. | | |
| BC6/TX/CK | 17 | 25 | 44 | 27 | | | | | |
| RC6 | | 20 | | | I/O | ST | Digital I/O. | | |
| ТХ | | | | | 0 | — | USART asynchronous | | |
| | | | | | | 07 | transmit. | | |
| CK | | | | | 1/0 | SI | USART synchronous clock | | |
| | 18 | 26 | 1 | 29 | | | | | |
| RC7 | 10 | 20 | | 23 | I/O | ST | Digital I/O. | | |
| RX | | | | | I | ST | USART asynchronous receive. | | |
| DT | | | | | I/O | ST | USART synchronous data | | |
| <u></u> | | | | | | | (see I X/CK). | | |
| Legend: TTL = TT | L compatible inpu | lt t with CN | | | | S = CMOS | S compatible input or output | | |
| | nnna myyer mpu out | | | 515 | 0 | y = Analo = Outpu | it | | |
| P = Po | wer | | | | OD | = Open | -Drain (no P diode to VDD) | | |

| TABLE 1-2: | PIC18FXX8 PINOUT I/O DESCRIPTIONS (| (CONTINUED) |
|------------|-------------------------------------|-------------|
| | | |

| REGISTER 6-1: | EECON1: | EEPROM | CONTROL | . REGISTE | R 1 | | | | | |
|---------------|--|--|---|---|---------------------------------------|----------------------------|--------------------------------|----------------------------|--|--|
| | R/W-x | R/W-x | U-0 | R/W-0 | R/W-x | R/W-0 | R/S-0 | R/S-0 | | |
| | EEPGD | CFGS | _ | FREE | WRERR | WREN | WR | RD | | |
| | bit 7 | | | | | | | bit 0 | | |
| bit 7 | EEPGD: F | lash Prograr | n or Data E | EPROM Me | mory Select | bit | | | | |
| | 1 = Access 0 = Access | program Fla data EEPR | ash memory OM memory | / y | | | | | | |
| bit 6 | CFGS: Fla | sh Program/ | /Data EE or | Configuratio | on Select bit | | | | | |
| | 1 = Access Configuration registers 0 = Access program Flash or data EEPROM memory | | | | | | | | | |
| bit 5 | Unimplem | ented: Read | d as '0' | | | | | | | |
| bit 4 | FREE: Flas | sh Row Eras | se Enable bi | t | | | | | | |
| | 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write only | | | | | | | | | |
| bit 3 | WRERR: V | Vrite Error F | lag bit | | | | | | | |
| | 1 = A write (any M 0 = The wr | operation is CLR or any ' ite operation | prematurel WDT Reset | y terminated during self-t | l limed progra | amming in n | ormal operat | ion) | | |
| | Note: | When a WF tracing of th | RERR occur | rs, the EEPO dition. | D and CFG | iS bits are n | ot cleared. T | his allows | | |
| bit 2 | WREN: Wr | ite Enable b | it | | | | | | | |
| | 1 = Allows | write cycles | | | | | | | | |
| | 0 = Inhibits | write to the | EEPROM of | or Flash men | nory | | | | | |
| bit 1 | WR: Write | Control bit | | , | | | | | | |
| | 1 = Initiates <u>(The</u> or WR bit 0 = Write c | s a data EEP peration is se can only be ycle to the E | ROM erase elf-timed an set (not cle EPROM is | /write cycle of the bit is cl ared) in soft complete | or a program eared by ha ware.) | n memory er rdware once | ase cycle or e write is con | write cycle nplete. The | | |
| bit 0 | RD: Read | Control bit | | | | | | | | |
| | 1 = Initiates (Read t in softw 0 = Does n | s an EEPRC takes one cy vare. RD bit ot initiate an | OM read cle. RD is c cannot be s EEPROM | leared in har et when EEI read | dware. The PGD = 1.) | RD bit can c | only be set (n | ot cleared) | | |
| | | | | | | | | | | |
| | Legend: | | | | | | | | | |

| Legend: | | | |
|-------------------|------------------|----------------------|------------------------------------|
| R = Readable bit | W = Writable bit | S = Settable bit | U = Unimplemented bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

12.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- Reset from CCP module special event trigger

Register 12-1 shows the Timer1 Control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled/ disabled by setting/clearing control bit, TMR1ON (T1CON register).

Figure 12-1 is a simplified block diagram of the Timer1 module.

Note: Timer1 is disabled on POR.

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

| R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|---------|---------|---------|--------|--------|--------|
| RD16 | _ | T1CKPS1 | T1CKPS0 | T1OSCEN | T1SYNC | TMR1CS | TMR10N |
| bit 7 | | | | | | | bit 0 |

| bit 7 | RD16: 16-bit Read/Write Mode Enable bit |
|---------------|--|
| | 1 = Enables register read/write of Timer1 in one 16-bit operation |
| | 0 = Enables register read/write of Timer1 in two 8-bit operations |
| bit 6 | Unimplemented: Read as '0' |
| bit 5-4 | T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits |
| | 11 = 1:8 Prescale value |
| | 10 = 1:4 Prescale value |
| | 01 = 1:2 Prescale value |
| h it 0 | 100 = 1.1 Flescale value |
| DIU3 | |
| | 1 = 1 mer 1 oscillator is enabled 0 = Timer 1 oscillator is shut-off |
| | The oscillator inverter and feedback resistor are turned off to eliminate power drain. |
| bit 2 | TISYNC: Timer1 External Clock Input Synchronization Select bit |
| | When TMR1CS = 1: |
| | 1 = Do not synchronize external clock input |
| | 0 = Synchronize external clock input |
| | <u>When TMR1CS = 0:</u> |
| | This bit is ignored. Timer1 uses the internal clock when $TMR1CS = 0$. |
| bit 1 | TMR1CS: Timer1 Clock Source Select bit |
| | 1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge) |
| | 0 = Internal clock (FOSC/4) |
| bit 0 | TMR1ON: Timer1 On bit |
| | 1 = Enables Timer1 |
| | 0 = Stops Timer I |
| | |
| | Legena: |

W = Writable bit

'1' = Bit is set

R = Readable bit

-n = Value at POR

x = Bit is unknown

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

14.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR3H and TMR3L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- Reset from CCP1/ECCP1 module trigger

Figure 14-1 is a simplified block diagram of the Timer3 module.

Register 14-1 shows the Timer3 Control register. This register controls the operating mode of the Timer3 module and sets the CCP1 and ECCP1 clock source.

Register 12-1 shows the Timer1 Control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 Oscillator Enable bit (T1OSCEN) which can be a clock source for Timer3.

Timer3 is disabled on POR. Note:

REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|---------|---------|---------|--------|--------|--------|--------|
| RD16 | T3ECCP1 | T3CKPS1 | T3CKPS0 | T3CCP1 | T3SYNC | TMR3CS | TMR3ON |
| bit 7 | | | | | | | bit 0 |

| bit 7 | RD16: 16-bit Read/Write 1 = Enables register read 0 = Enables register read | Mode Enable bit I/write of Timer3 in or I/write of Timer3 in tw | ne 16-bit operation vo 8-bit operations | |
|---------|--|--|--|-------------------------------|
| bit 6,3 | T3ECCP1:T3CCP1: Time 1x = Timer3 is the clock = 01 = Timer3 is the clock = Timer1 is the clock = 00 = Timer1 is the clock = | er3 and Timer1 to CC source for compare/c source for compare/c source for compare/c source for compare/c | P1/ECCP1 Enable bits apture CCP1 and ECCF apture of ECCP1, apture of CCP1 apture CCP1 and ECCF | P1 modules |
| bit 5-4 | T3CKPS1:T3CKPS0 : Tir 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value | ner3 Input Clock Pres | scale Select bits | |
| bit 2 | T3SYNC: Timer3 Externa(Not usable if the systemWhen TMR3CS = 1:1 = Do not synchronize e0 = Synchronize externalWhen TMR3CS = 0:This bit is ignored. Timera | al Clock Input Synchr clock comes from Til xternal clock input clock input 3 uses the internal clo | onization Control bit mer1/Timer3.) ock when TMR3CS = 0. | |
| bit 1 | TMR3CS: Timer3 Clock 3 1 = External clock input fro 0 = Internal clock (Fosc/- | Source Select bit m Timer1 oscillator or 4) | T1CKI (on the rising edge | after the first falling edge) |
| bit 0 | TMR3ON: Timer3 On bit 1 = Enables Timer3 0 = Stops Timer3 | | | |
| | Legend: | | | |
| | R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| | -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |





16.5.3.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the EPWM1M1 bit in the ECCP1CON register allows the user to control the forward/reverse direction. When the application firmware changes this direction control bit, the ECCP1 module will assume the new direction on the next PWM cycle. The current PWM cycle still continues, however, the non-modulated outputs, P1A and P1C signals, will transition to the new direction Tosc, 4 Tosc or 16 Tosc earlier (for T2CKRS<1:0> = 00, 01 or 1x, respectively) before the end of the period. During this transition cycle, the modulated outputs, P1B and P1D, will go to the inactive state (Figure 16-7).

Note that in the Full-Bridge Output mode, the ECCP module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when all of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than turn-on time.

Figure 16-8 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current flows through power devices QB and QD (see Figure 16-6) for the duration of 't'. The same phenomenon will occur to power devices QA and QC for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:

- 1. Avoid changing PWM output direction at or near 100% duty cycle.
- 2. Use switch drivers that compensate the slow turn off of the power devices. The total turn-off time (t_{off}) of the power device and the driver must be less than the turn-on time (t_{on}) .

17.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON1<5>).

The SSPCON1 register allows control of the I^2C operation. Four mode selection bits (SSPCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock = OSC/4 (SSPADD +1)
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

17.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON1<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101.

17.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit BF is set.
- 3. An ACK pulse is generated.
- MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.



17.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 17-23).

17.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

17.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to 0. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 17-24).

17.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 17-23: ACKNOWLEDGE SEQUENCE WAVEFORM







bit 7 bit 6

bit 5-3 bit 2-0

REGISTER 19-31: BRGCON3: BAUD RATE CONTROL REGISTER 3

| •••• | Diracon | IO. DAOD | | | | | | | |
|------|---|----------------|--------------|-------------|------------|------------------------|------------------------|------------------------|--|
| | U-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | |
| | | WAKFIL | — | — | _ | SEG2PH2 ⁽¹⁾ | SEG2PH1 ⁽¹⁾ | SEG2PH0 ⁽¹⁾ | |
| | bit 7 | | | | | | | bit 0 | |
| | | | | | | | | | |
| | Unimpler | nented: Re | ad as '0' | | | | | | |
| | WAKFIL: Selects CAN bus Line Filter for Wake-up bit | | | | | | | | |
| | 1 = Use CAN bus line filter for wake-up | | | | | | | | |
| | 0 = CAN t | ous line filte | er is not us | ed for wake | e-up | | | | |
| | Unimpler | nented: Re | ead as '0' | | | | | | |
| | SEG2PH2 | 2:SEG2PH | 0: Phase S | egment 2 | Time Selec | t bits ⁽¹⁾ | | | |
| | 111 = Pha | ase Segme | nt 2 Time = | = 8 x Tq | | | | | |

| | | | | _ | | | |
|-------|-------|-----------|--------|---|---|----|--|
| 110 = | Phase | Segment 2 | Time = | 7 | х | TQ | |

- 101 = Phase Segment 2 Time = 6 x TQ
- 100 = Phase Segment 2 Time = 5 x TQ
- 011 = Phase Segment 2 Time = 4 x TQ
- 010 = Phase Segment 2 Time = 3 x TQ
- 001 = Phase Segment 2 Time = 2 x TQ
- 000 = Phase Segment 2 Time = 1 x TQ

Note 1: Ignored if SEG2PHTS bit (BRGCON2<7>) is clear.

| Legend: | | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

19.2.5 CAN MODULE I/O CONTROL REGISTER

bit bit

bit

bit

This register controls the operation of the CAN module's I/O pins in relation to the rest of the microcontroller.

REGISTER 19-32: CIOCON: CAN I/O CONTROL REGISTER

| U-0 | U-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
|----------------------|--------------------------------|----------------------------|-------------------------------|----------------------------|---------------------|---------------|--------|
| | _ | ENDRHI | CANCAP | | — | | |
| bit 7 | | | | | | | bit 0 |
| Unimple | mented: Rea | d as '0' | | | | | |
| ENDRH | : Enable Drive | e High bit | | | | | |
| 1 = CAN | TX pin will dri | ve VDD wher | n recessive | | | | |
| 0 = CAN | TX pin will tri- | state when r | ecessive | | | | |
| CANCA | P: CAN Messa | age Receive | Capture Ena | able bit | | | |
| 1 = Enal 0 = Disa | ble CAN captu ble CAN captu | re, CAN me: ure, RC2/CC | ssage receiv P1 input to (| e signal rep CCP1 modul | laces input o le | on RC2/CCP | '1 |
| Unimple | mented: Rea | d as '0' | | | | | |
| Legend | 1 | | | | | |] |
| | dabla bit | 10/ 10/**** | hla hit | | anlamantad | hit road oo ' | o' |
| R = Rea | | | | | ipiemented | DIL, TEAD AS | |
| -n = Valu | ie at POR | '1' = Bit is | set | '0' = Bit i | s cleared | x = Bit is u | nknown |

19.6 Message Acceptance Filters and Masks

The message acceptance filters and masks are used to determine if a message in the message assembly buffer should be loaded into either of the receive buffers. Once a valid message has been received into the MAB, the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer. The filter masks are used to determine which bits in the identifier are examined with the filters. A truth table is shown below in Table 19-2 that indicates how each bit in the identifier is compared to the masks and filters to determine if a message should be loaded into a receive buffer. The mask essentially determines which bits to apply the acceptance filters to. If any mask bit is set to a zero, then that bit will automatically be accepted regardless of the filter bit.

| Mask bit n | Filter bit n | Message Identifier bit n001 | Accept or Reject bit n |
|---------------|--------------|-----------------------------------|------------------------------|
| 0 | x | x | Accept |
| 1 | 0 | 0 | Accept |
| 1 | 0 | 1 | Reject |
| 1 | 1 | 0 | Reject |
| 1 | 1 | 1 | Accept |

TABLE 19-2: FILTER/MASK TRUTH TABLE

Legend: x = don't care

As shown in the receive buffer block diagram (Figure 19-4), acceptance filters RXF0 and RXF1 and filter mask RXM0 are associated with RXB0. Filters RXF2, RXF3, RXF4 and RXF5 and mask RXM1 are associated with RXB1. When a filter matches and a message is loaded into the receive buffer, the filter number that enabled the message reception is loaded into the FILHIT bit(s).

For RXB1, the RXB1CON register contains the FILHIT<2:0> bits. They are coded as follows:

- 101 = Acceptance Filter 5 (RXF5)
- 100 = Acceptance Filter 4 (RXF4)
- 011 = Acceptance Filter 3 (RXF3)
- 010 = Acceptance Filter 2 (RXF2)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0 (RXF0)

Note: '000' and '001' can only occur if the RXB0DBEN bit is set in the RXB0CON register allowing RXB0 messages to rollover into RXB1.

The coding of the RXB0DBEN bit enables these three bits to be used similarly to the FILHIT bits and to distinguish a hit on filter RXF0 and RXF1, in either RXB0, or after a rollover into RXB1.

- 111 = Acceptance Filter 1 (RXF1)
- 110 = Acceptance Filter 0 (RXF0)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0

If the RXB0DBEN bit is clear, there are six codes corresponding to the six filters. If the RXB0DBEN bit is set, there are six codes corresponding to the six filters plus two additional codes corresponding to RXF0 and RXF1 filters that rollover into RXB1.

If more than one acceptance filter matches, the FILHIT bits will encode the binary value of the lowest numbered filter that matched. In other words, if filter RXF2 and filter RXF4 match, FILHIT will be loaded with the value for RXF2. This essentially prioritizes the acceptance filters with a lower number filter having higher priority. Messages are compared to filters in ascending order of filter number.

The mask and filter registers can only be modified when the PIC18FXX8 is in Configuration mode. The mask and filter registers cannot be read outside of Configuration mode. When outside of Configuration mode, all mask and filter registers will be read as '0'.

FIGURE 19-6: MESSAGE ACCEPTANCE MASK AND FILTER OPERATION



20.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. The seven possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC oscillator.

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 20-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

20.3 Configuring Analog Port Pins

The ADCON1, TRISA and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current that is out of the device's specification.

TABLE 20-1: TAD vs. DEVICE OPERATING FREQUENCIES

| AD Clock S | Source (TAD) | Device Frequency | | | |
|------------|--------------|-----------------------|-----------------------|------------------------|-----------------------|
| Operation | ADCS2:ADCS0 | 20 MHz | 5 MHz | 1.25 MHz | 333.33 kHz |
| 2 Tosc | 000 | 100 ns ⁽²⁾ | 400 ns ⁽²⁾ | 1.6 μs | 6 µs |
| 4 Tosc | 100 | 200 ns ⁽²⁾ | 800 ns ⁽²⁾ | 3.2 μs | 12 µs |
| 8 Tosc | 001 | 400 ns ⁽²⁾ | 1.6 μs | 6.4 μs | 24 μs ⁽³⁾ |
| 16 Tosc | 101 | 800 ns ⁽²⁾ | 3.2 μs | 12.8 μs | 48 μs ⁽³⁾ |
| 32 Tosc | 010 | 1.6 μs | 6.4 μs | 25.6 μs ⁽³⁾ | 96 μs ⁽³⁾ |
| 64 Tosc | 110 | 3.2 μs | 12.8 μs | 51.2 μs ⁽³⁾ | 192 μs ⁽³⁾ |
| RC | 011 | 2-6 μs ⁽¹⁾ | 2-6 μs ⁽¹⁾ | 2-6 μs ⁽¹⁾ | 2-6 μs ⁽¹⁾ |

Legend: Shaded cells are outside of recommended range.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

TABLE 20-2: TAD vs. DEVICE OPERATING FREQUENCIES (FOR EXTENDED, LF DEVICES)

| AD Clock S | Source (TAD) | | Device F | equency | | |
|------------|--------------|-----------------------|-----------------------|------------------------|-----------------------|--|
| Operation | ADCS2:ADCS0 | 4 MHz | 2 MHz | 1.25 MHz | 333.33 kHz | |
| 2 Tosc | 000 | 500 ns ⁽²⁾ | 1.0 μs ⁽²⁾ | 1.6 μs ⁽²⁾ | 6 µs | |
| 4 Tosc | 100 | 1.0 μs ⁽²⁾ | 2.0 μs ⁽²⁾ | 3.2 μs ⁽²⁾ | 12 μs | |
| 8 Tosc | 001 | 2.0 μs ⁽²⁾ | 4.0 μs | 6.4 μs | 24 μs ⁽³⁾ | |
| 16 Tosc | 101 | 4.0 μs ⁽²⁾ | 8.0 μs | 12.8 μs | 48 μs ⁽³⁾ | |
| 32 Tosc | 010 | 8.0 μs | 16.0 μs | 25.6 μs ⁽³⁾ | 96 μs ⁽³⁾ | |
| 64 Tosc | 110 | 16.0 μs | 32.0 μs | 51.2 μs ⁽³⁾ | 192 μs ⁽³⁾ | |
| RC | 011 | 3-9 μs ⁽¹⁾ | 3-9 μs ⁽¹⁾ | 3-9 μs ⁽¹⁾ | 3-9 μs ⁽¹⁾ | |

Legend: Shaded cells are outside of recommended range.

Note 1: The RC source has a typical TAD time of 6 μs.

- **2:** These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.

Note 1: The RC source has a typical TAD time of 4 μ s.

NOTES:

26.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

26.15 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

26.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

26.17 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

26.18 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

26.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

NOTES:

| Param. No. | Symbol | Charao | cteristic | Min | Max | Units | Conditions |
|---------------|------------|------------------|---------------------------|------------------|------|--|------------------------|
| 100 | Тнідн | Clock High Time | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | |
| | | | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | | ms | |
| 101 | TLOW | Clock Low Time | 100 kHz mode | 2(Tosc)(BRG + 1) | | ms | |
| | | | 400 kHz mode | 2(Tosc)(BRG + 1) | — | ms | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | ms | |
| 102 | TR | SDA and SCL | 100 kHz mode | — | 1000 | ns | CB is specified to be |
| | | Rise Time | 400 kHz mode | 20 + 0.1 CB | 300 | ns | from 10 to 400 pF |
| | | | 1 MHz mode ⁽¹⁾ | _ | 300 | ns | |
| 103 | TF | SDA and SCL | 100 kHz mode | — | 300 | ns | CB is specified to be |
| | | Fall Time | 400 kHz mode | 20 + 0.1 Св | 300 | ns | from 10 to 400 pF |
| | | | 1 MHz mode ⁽¹⁾ | — | 100 | ns | |
| 90 | TSU:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | Only relevant for |
| | Setup Time | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | Repeated Start |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | _ | ms | condition |
| 91 | THD:STA | Start Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | | ms | After this period, the |
| | | Hold Time | 400 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | first clock pulse is |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | — | ms | generated |
| 106 | THD:DAT | Data Input | 100 kHz mode | 0 | _ | ns | |
| | | Hold Time | 400 kHz mode | 0 | 0.9 | ms | |
| 107 | TSU:DAT | Data Input | 100 kHz mode | 250 | — | ns | (Note 2) |
| | | Setup Time | 400 kHz mode | 100 | — | ns | |
| 92 | Tsu:sto | Stop Condition | 100 kHz mode | 2(Tosc)(BRG + 1) | _ | ms | |
| | | Setup Time | 400 kHz mode | 2(Tosc)(BRG + 1) | — | ms | |
| | | | 1 MHz mode ⁽¹⁾ | 2(Tosc)(BRG + 1) | — | ms | |
| 109 | ΤΑΑ | Output Valid | 100 kHz mode | — | 3500 | ns | |
| | | from Clock | 400 kHz mode | — | 1000 | ns | |
| | | | 1 MHz mode ⁽¹⁾ | — | | ns | |
| 110 | TBUF | Bus Free Time | 100 kHz mode | 4.7 | — | ms | Time the bus must be |
| | | 400 kHz mode | 1.3 | — | ms | free before a new transmission can start | |
| D102 | Св | Bus Capacitive L | oading | — | 400 | pF | |

TABLE 27-20: MASTER SSP I²C™ BUS DATA REQUIREMENTS

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line.

Before the SCL line is released, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode).

29.0 PACKAGING INFORMATION

29.1 Package Marking Information

28-Lead SPDIP



28-Lead SOIC



40-Lead PDIP



Example



Example



Example



| Legend | : XXX Y YY WW NNN @3 * | Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. |
|--------|--|--|
| Note: | In the ever be carried characters | nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available for customer-specific information. |

APPENDIX C: DEVICE MIGRATIONS

This section is intended to describe the functional and electrical specification differences when migrating between functionally similar devices (such as from a PIC16C74A to a PIC16C74B).

Not Applicable

APPENDIX D: MIGRATING FROM OTHER PICmicro® DEVICES

This discusses some of the issues in migrating from other PICmicro devices to the PIC18FXX8 family of devices.

D.1 PIC16CXXX to PIC18FXX8

See Application Note AN716 "Migrating Designs from PIC16C74A/74B to PIC18C442" (DS00716).

D.2 PIC17CXXX to PIC18FXX8

See Application Note AN726 "PIC17CXXX to PIC18CXXX Migration" (DS00726).

| Enhanced CCP Auto-Shutdown | 142 |
|-------------------------------------|-----|
| Enhanced PWM Mode. | |
| See PWM (ECCP Module). | |
| Errata | 5 |
| Error Recognition Mode (CAN Module) | |
| Evaluation and Programming Tools | 327 |
| External Clock Input | 19 |
| | |

F

| Firmware Instructions | |
|--|-----------------|
| Flash Program Memory | 65 |
| Associated Registers | 74 |
| Control Registers | 66 |
| Erase Sequence | 70 |
| Erasing | 70 |
| Operation During Code-Protect | 73 |
| Reading | 69 |
| TABLAT (Table Latch) Register | 68 |
| Table Pointer | |
| Boundaries Based on Operation | 68 |
| Table Pointer Boundaries | 68 |
| Table Reads and Table Writes | 65 |
| TBLPTR (Table Pointer) Register | 68 |
| Write Sequence | 71 |
| Writing to | 71 |
| Protection Against Spurious Writes | 73 |
| Unexpected Termination | 73 |
| Write Verify | 73 |
| c | |
| u | |
| GOTO | |
| н | |
| Level ment Multiplier | 75 |
| Hardware Multiplier | |
| Operation | |
| | |
| HS4 (PLL) | |
| 1 | |
| I/O Ports | 03 |
| I ² C Mode | |
| | 156 157 |
| Acknowledge Sequence Timing | 150, 157 176 |
| Baud Bate Generator | 160 |
| Bue Collision During a | |
| Beneated Start Condition | 190 |
| Bus Collision During a Start Condition | 179 |
| Bus Collision During a Start Condition | 101 |
| Clock Arbitration | ۱۵۱ 170 |
| | 170 |

| Bus Collision Burling a | |
|--|----------|
| Repeated Start Condition | |
| Bus Collision During a Start Condition | 178 |
| Bus Collision During a Stop Condition | 181 |
| Clock Arbitration | 170 |
| Clock Stretching | |
| Effect of a Reset | 177 |
| General Call Address Support | |
| Master Mode | |
| Operation | |
| Reception | |
| Repeated Start Condition Timing | |
| Start Condition Timing | 171 |
| Transmission | |
| Multi-Master Mode | 177 |
| Communication, Bus Collision | |
| and Bus Arbitration | |
| Operation | 156 |
| Read/Write Bit Information (R/W Bit) | 156, 157 |
| Registers | |
| Serial Clock (RC3/SCK/SCL) | 157 |
| | |

| Slave Mode | 156 |
|---|------------|
| Addressing | 156 |
| Reception | 157 |
| Transmission | 157 |
| Sleep Operation | 177 |
| Stop Condition Timing | 176 |
| ID Locations 265 | 270 |
| | 219 |
| | 302 |
| INCFSZ | 303 |
| In-Circuit Debugger | 279 |
| In-Circuit Serial Programming (ICSP) 265, | 279 |
| Indirect Addressing | 56 |
| FSR Register | 55 |
| INDF Register | 55 |
| Operation | 55 |
| INFSNZ | 303 |
| Initialization Conditions for All Registers | 30 |
| Instruction Cycle | 41 |
| Instruction Flow/Pinelining | 41 |
| Instruction Format | + I 000 |
| Instruction Format | 200 |
| | 201 |
| | 287 |
| ADDWF | 287 |
| ADDWFC | 288 |
| ANDLW | 288 |
| ANDWF | 289 |
| BC | 289 |
| BCF | 290 |
| BN | 290 |
| BNC | 291 |
| BNN | 291 |
| BNOV | 201 |
| DNOV | 292 |
| | 292 |
| BOV | 295 |
| BRA | 293 |
| BSF | 293 |
| BTFSC | 294 |
| BTFSS | 294 |
| BTG | 295 |
| BZ | 296 |
| CALL | 296 |
| CLRF | 297 |
| CLRWDT | 297 |
| COMF | 298 |
| CPESEQ | 298 |
| CPESGT | 299 |
| | 200 |
| | 200 |
| | 200 |
| DCF5NZ | 301 |
| DECF | 300 |
| | 301 |
| GOTO | 302 |
| INCF | 302 |
| INCFSZ | 303 |
| INFSNZ | 303 |
| IORLW | 304 |
| IORWF | 304 |
| LFSR | 305 |
| MOVF | 305 |
| MOVFF | 306 |
| MOVIB | 306 |
| | 207 |
| | 207 |
| | 307 |
| | 308 |
| | 308 |

0

| Opcode Field Descriptions | |
|--|--------------|
| Oscillator | |
| Effects of Sleep Mode | 23 |
| Power-up Delays | 23 |
| Switching Feature | |
| System Clock Switch Bit | |
| Transitions | 21 |
| Oscillator Configurations | |
| Crystal Oscillator, Ceramic Resonators | |
| EC | |
| ECIO | |
| HS | |
| HS4 | |
| LP | |
| RC | 17, 18 |
| RCIO | |
| ХТ | |
| Oscillator Selection | |
| Oscillator, Timer11 | 13, 115, 121 |
| Oscillator, WDT | |

Ρ

| Packaging Information | |
|-------------------------------|----------|
| Details | |
| Marking | |
| Parallel Slave Port (PSP) | 102, 107 |
| Associated Registers | |
| PORTD | |
| PSP Mode Select (PSPMODE) Bit | |
| RE2/AN7/CS/C2OUT | |
| PIC18FXX8 Voltage-Frequency | |
| Graph (Industrial) | |
| PIC18LFXX8 Voltage-Frequency | |
| Graph (Industrial) | 331 |
| PICkit 1 Flash Starter Kit | 327 |
| PICSTART Plus Development | |
| Programmer | 326 |
| Pin Functions | |
| MCI B/VPP | 10 |
| OSC1/CLKI | 10 |
| OSC2/CLKO/BA6 | 10 |
| BA0/AN0/CVBEE | |
| BA1/AN1 | |
| BA2/AN2/VBEE- | |
| BA3/AN3/VBEF+ | 11 |
| BA4/TOCKI | |
| BA5/AN4/SS/I VDIN | |
| BA6 | |
| BB0/INTO | |
| BB1/INT1 | |
| BB2/CANTX/INT2 | |
| BB3/CANBX | |
| BB4 | |
| RB5/PGM | |
| BB6/PGC | |
| BB7/PGD | |
| | |
| BC1/T10SI | |
| BC2/CCP1 | |
| BC3/SCK/SCI | |
| BC4/SDI/SDA | 13 13 |
| BC5/SDO | 13 |
| BC6/TX/CK | 13 13 |
| BC7/BX/DT | 10 12 |
| | |

| | 14 |
|---|---|
| RD1/PSP1/C1IN | 14 |
| RD2/PSP2/C2IN+ | 14 |
| RD3/PSP3/C2IN | 14 |
| RD4/PSP4/ECCP1/P1A | 14 |
| RD5/PSP5/P1B | 14 |
| RD6/PSP6/P1C | 14 |
| RD7/PSP7 <u>/P</u> 1D | 14 |
| RE0/AN5/ <u>RD.</u> | 15 |
| RE1/AN6/WR/C1OUT | |
| RE2/AN7/CS/C2OUT | |
| VDD | |
| VSS | |
| Pinout I/O Descriptions | |
| Pointer, FSRn | |
| | |
| POR. See Power-on Reset. | |
| PORTA | 05 |
| Associated Register Summary | |
| | |
| | |
| | |
| I RISA Register | |
| PORIB | |
| Associated Register Summary | |
| | |
| | |
| PORIB Register | |
| RD7:RD4 Interrupt-on-Change | 06 |
| TIAY (INDIE DIL) | |
| | |
| Associated Register Summary | 101 |
| Functions | 101 |
| | |
| | 100 |
| PORTC Begister | 100 100 |
| PORTC Register | 100 100 157 |
| PORTC Register RC3/SCK/SCL Pin BC7/BX/DT pin | 100 100 157 185 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TBISC Begister | |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD | |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Begister Summary | |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions | |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register | |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function | 100 100 157 185 185 100, 183 103 103 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register | 100 100 157 185 100, 183 100, 183 103 103 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register | 100 100 157 185 100, 183 100, 183 103 103 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE | 100 100 157 185 185 100, 183 103 103 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary | 100 100 157 185 185 100, 183 103 103 102 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions | 100 100 157 185 185 100, 183 103 103 102 102 102 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register Summary Functions LATE Register | 100 100 157 185 185 100, 183 103 103 102 102 102 102 102 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE Register | 100 100 157 185 185 100, 183 103 103 102 102 102 102 102 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE Register PORTE | 100 100 157 185 185 100, 183 103 103 102 102 102 102 102 102 102 102 104 104 104 104 104 104 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE | 100 100 157 185 185 100, 183 103 103 102 102 102 102 102 102 102 102 104 104 104 104 104 104 104 107 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PSP Mode Select (PSPMODE) Bit RE2/AN7/CS/C2OUT TRISE Register | 100 100 157 185 185 100, 183 103 103 102 102 102 102 102 102 102 102 104 104 104 104 104 104 107 104 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE Register Power-Down Mode. See Sleep. | 100 100 157 185 185 100, 183 103 102 102 102 102 102 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE Register PORTE Register PORTE Register Power-Down Mode. <i>See</i> Sleep. Power-on Reset (POR) | 100 100 157 185 185 100, 183 103 102 102 102 102 102 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE REGISTER PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE | 100 100 157 185 185 100, 183 103 103 103 102 102 102 102 102 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE REGISTER PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE PORTE P | 100 100 157 185 185 100, 183 103 103 102 102 102 102 102 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE REG | 100 100 1157 185 185 100, 183 103 103 103 102 102 102 102 102 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register PORTE Register Power-Down Mode. <i>See</i> Sleep. Power-on Reset (POR) MCLR Oscillator Start-up Timer (OST) POWEr-Up Timer (PWRT) | 100 100 1157 185 185 100, 183 103 103 102 102 102 102 102 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE Register PORTE Register PORTE Register PSP Mode Select (PSPMODE) Bit RE2/AN7/CS/C2OUT TRISE Register Power-Down Mode. <i>See</i> Sleep. Power-Down Mode. <i>See</i> Sleep. Power-on Reset (POR) MCLR Oscillator Start-up Timer (OST) PLL Lock Time-out. Power-up Timer (PWRT) Time-out Sequence | 100 100 110 157 185 100, 183 103 103 102 102 102 102 102 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE Register Power-Down Mode. <i>See</i> Sleep. Power-on Reset (POR) MCLR Oscillator Start-up Timer (OST) PLL Lock Time-out Power-up Timer (PWRT) Time-out Sequence Power-up Delays | 100 100 110 157 185 100, 183 103 103 102 102 102 102 102 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register PORTE Register PORTE Associated Register Summary Functions LATE Register PORTE Register PORTE Register PORTE Register PSP Mode Select (PSPMODE) Bit RE2/AN7/CS/C2OUT TRISE Register Power-Down Mode. <i>See</i> Sleep. Power-on Reset (POR) MCLR Oscillator Start-up Timer (OST) PLL Lock Time-out. Power-up Delays OSC1 and OSC2 Pin States | 100 100 110 157 185 100, 183 103 103 102 102 102 102 102 102 102 102 102 102 |
| PORTC Register RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE Register PORTE Register PORTE Register PSP Mode Select (PSPMODE) Bit RE2/AN7/CS/C2OUT TRISE Register Power-Down Mode. <i>See</i> Sleep. Power-on Reset (POR) MCLR Oscillator Start-up Timer (OST) PLL Lock Time-out. Power-up Timer (PWRT) Time-out Sequence Power-up Delays OSC1 and OSC2 Pin States in Sleep Mode | 100 100 110 157 185 100, 183 103 103 102 102 102 102 102 102 102 102 102 102 |