



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f448-e-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Pin Number						
Pin Name	PIC18F248/258 PIC18F448/458			Pin Type	Buffer Type	Description	
	SPDIP, SOIC	PDIP	TQFP	PLCC	Type	Type	
							PORTD is a bidirectional I/O port. These pins have TTL input buffers when external memory is enabled.
RD0/PSP0/C1IN+ RD0 PSP0 C1IN+	_	19	38	21	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 1 input.
RD1/PSP1/C1IN- RD1 PSP1 C1IN-	_	20	39	22	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 1 input.
RD2/PSP2/C2IN+ RD2 PSP2 C2IN+	_	21	40	23	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 2 input.
RD3/PSP3/C2IN- RD3 PSP3 C2IN-	_	22	41	24	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 2 input.
RD4/PSP4/ECCP1/	_	27	2	30			
P1A RD4 PSP4 ECCP1 P1A					I/O I/O I/O O	ST TTL ST —	Digital I/O. Parallel Slave Port data. ECCP1 capture/compare. ECCP1 PWM output A.
RD5/PSP5/P1B RD5 PSP5 P1B	_	28	3	31	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. ECCP1 PWM output B.
RD6/PSP6/P1C RD6 PSP6 P1C	_	29	4	32	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. ECCP1 PWM output C.
RD7/PSP7/P1D RD7 PSP7 P1D	_	30	5	33	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. ECCP1 PWM output D.
Legend: TTL = TT ST = Scl	L compatible inpu hmitt Trigger inpu	it t with CN	MOS leve	els	CMO: Analo	S = CMOS og = Analo	S compatible input or output g input
I = Inp P = Por	SI = Schmitt Higger input with CMOS levels Analog = Analog inputI = Input O = OutputP = Power OD = Open-Drain (no P diode to Vop)						

#### 

= Open-Drain (no P diode to VDD)

# 3.1 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when a VDD rise is detected. To take advantage of the POR circuitry, connect the MCLR pin directly (or through a resistor) to VDD. This eliminates external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (refer to parameter D004). For a slow rise time, see Figure 3-2.

When the device starts normal operation (exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met. Brown-out Reset may be used to meet the voltage start-up condition.

# 3.2 MCLR

PIC18FXX8 devices have a noise filter in the  $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

The behavior of the ESD protection on the MCLR pin differs from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both Resets and current draws outside of device specification during the Reset event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 3-2, is suggested.

#### FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



3: R1 = 10002 to 1 k02 Will limit any current flowing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

# 3.3 Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (parameter #33), only on power-up from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in Reset as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit (PWRTEN in CONFIG2L register) is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature and process variation. See DC parameter #33 for details.

# 3.4 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter #32). This additional delay ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HS4 modes and only on Power-on Reset or wake-up from Sleep.

### 3.5 PLL Lock Time-out

With the PLL enabled, the time-out sequence following a Power-on Reset is different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out (OST).

# 3.6 Brown-out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/ programmed), or enable (if set), the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter #35, the brown-out situation resets the chip. A Reset may not occur if VDD falls below parameter D005 for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will then be invoked and will keep the chip in Reset an additional time delay (parameter #33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay.

#### EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

	MOVLW	D'64	;	number of bytes in erase block
	MOVWF	COUNTER	,	
	MOVLW	high (BUFFER_ADDR)	;	point to buffer
	MOVWF	FSROH		
	MOVLW	low (BUFFER_ADDR)		
	MOVWF	FSROL		
	MOVLW	upper (CODE_ADDR)	;	Load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the memory block
	MOVLW	high (CODE_ADDR)		
	MOVWF'	TBLPTRH		
	MOVLW	IOW (CODE_ADDR)		
DEND BLOCK	MOVWF	TBLPIRL		
KUAD_DIOCK	TBLRD*+	-		read into TABLAT, and inc
	MOVE	TABLAT, W	;	get data
	MOVWF	POSTINCO	;	store data
	DECFSZ	COUNTER	;	done?
	BRA	READ BLOCK	;	repeat
MODIFY_WORD		_		
	MOVLW	DATA_ADDR_HIGH	;	point to buffer
	MOVWF	FSROH		
	MOVLW	DATA_ADDR_LOW		
	MOVWF	FSROL		
	MOVLW	NEW_DATA_LOW	;	update butter word
	MOVUE	NEW DATA HIGH		
	MOVINE	NEW_DATA_HIGH		
ERASE BLOCK	140 V W1	INDFO		
	MOVLW	upper (CODE ADDR)	;	load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the memory block
	MOVLW	high (CODE ADDR)		-
	MOVWF	TBLPTRH		
	MOVLW	low (CODE_ADDR)		
	MOVWF	TBLPTRL		
	BSF	EECON1, EEPGD	;	point to FLASH program memory
	BCF	EECON1, CFGS	;	access FLASH program memory
	BSF	EECON1, WREN	;	enable write to memory
	BSF	EECONI, FREE	;	enable Row Erase operation
	BCF	INICON, GIE	;	disable interrupts
Required	MOVWF	EECON2		write 55H
Sequence	MOVIW	0AAh	'	
bequence	MOVWF	EECON2	;	write AAH
	BSF	EECON1, WR	;	start erase (CPU stall)
	NOP			
	BSF	INTCON, GIE	;	re-enable interrupts
	TBLRD*-	-	;	dummy read decrement
WRITE_BUFFER_B	ACK			
	MOVLW	8 COLDUTED III	;	number of write buffer groups of 8 bytes
	MOVWF	COUNTER_HI		neigh to buffer
	MOVLW	nign (BUFFER_ADDR)	;	point to builer
	MOVIW	PSRUM		
	MOVWF	FSROL		
PROGRAM LOOP				
_	MOVLW	8	;	number of bytes in holding register
	MOVWF	COUNTER		
WRITE_WORD_TO_	HREGS			
	MOVFW	POSTINCO, W	;	get low byte of buffer data
	MOVWF	TABLAT	;	present data to table latch
	TBLWT+*	*	;	write data, perform a short write
	556-55	2011JUE 2	;	to internal TBLWT holding register.
	DECFSZ	COUNTER	;	loop until butters are full
	BRA	WRITE_WORD_TO_HREGS		

# PIC18FXX8









TABLE 18-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	<b>INTOIE</b>	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000u
RCREG	G USART Receive Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register							0000 0000	0000 0000	

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

# PIC18FXX8

#### REGISTER 19-14: RXBnSIDH: RECEIVE BUFFER n STANDARD IDENTIFIER, HIGH BYTE REGISTERS

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9  | SID8  | SID7  | SID6  | SID5  | SID4  | SID3  |
| bit 7 |       |       |       |       |       |       | bit 0 |

bit 7-0 SID10:SID3: Standard Identifier bits if EXID = 0 (RXBnSIDL Register) or Extended Identifier bits EID28:EID21 if EXID = 1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### REGISTER 19-15: RXBnSIDL: RECEIVE BUFFER n STANDARD IDENTIFIER, LOW BYTE REGISTERS

	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	U-0	R/W-x	R/W-x		
	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16		
	bit 7							bit 0		
bit 7-5	SID2:SID0: Standard Identifier bits if EXID = $0$ or Extended Identifier bits EID20:EID18 if EXID = $1$									
bit 4	SRR: Subst	titute Remo	te Request b	pit						
	This bit is always '0' when EXID = 1 or equal to the value of RXRTRRO (RXnBCON<3>) when EXID = $0$ .									
bit 3	EXID: Exter	nded Identif	ier bit							
	<ul> <li>1 = Received message is an extended data frame, SID10:SID0 are EID28:EID18</li> <li>0 = Received message is a standard data frame</li> </ul>									
bit 2	Unimplemented: Read as '0'									
bit 1-0	EID17:EID1	16: Extende	d Identifier b	oits						

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### REGISTER 19-16: RXBnEIDH: RECEIVE BUFFER n EXTENDED IDENTIFIER, HIGH BYTE REGISTERS

R	/W-x	R/W-x						
E	ID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7	,							bit 0

#### bit 7-0 EID15:EID8: Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Address	Name	Address	Name	Address	Name	Address	Name
F7Fh	_	F5Fh	—	F3Fh	—	F1Fh	RXM1EIDL
F7Eh	_	F5Eh	CANSTATRO1 <sup>(2)</sup>	F3Eh	CANSTATRO3(2)	F1Eh	RXM1EIDH
F7Dh	_	F5Dh	RXB1D7	F3Dh	TXB1D7	F1Dh	RXM1SIDL
F7Ch	_	F5Ch	RXB1D6	F3Ch	TXB1D6	F1Ch	RXM1SIDH
F7Bh		F5Bh	RXB1D5	F3Bh	TXB1D5	F1Bh	RXM0EIDL
F7Ah		F5Ah	RXB1D4	F3Ah	TXB1D4	F1Ah	RXM0EIDH
F79h		F59h	RXB1D3	F39h	TXB1D3	F19h	RXM0SIDL
F78h	_	F58h	RXB1D2	F38h	TXB1D2	F18h	RXM0SIDH
F77h	_	F57h	RXB1D1	F37h	TXB1D1	F17h	RXF5EIDL
F76h	TXERRCNT	F56h	RXB1D0	F36h	TXB1D0	F16h	RXF5EIDH
F75h	RXERRCNT	F55h	RXB1DLC	F35h	TXB1DLC	F15h	RXF5SIDL
F74h	COMSTAT	F54h	RXB1EIDL	F34h	TXB1EIDL	F14h	RXF5SIDH
F73h	CIOCON	F53h	RXB1EIDH	F33h	TXB1EIDH	F13h	RXF4EIDL
F72h	BRGCON3	F52h	RXB1SIDL	F32h	TXB1SIDL	F12h	RXF4EIDH
F71h	BRGCON2	F51h	RXB1SIDH	F31h	TXB1SIDH	F11h	RXF4SIDL
F70h	BRGCON1	F50h	RXB1CON	F30h	TXB1CON	F10h	RXF4SIDH
F6Fh	CANCON	F4Fh	—	F2Fh	—	F0Fh	RXF3EIDL
F6Eh	CANSTAT	F4Eh	CANSTATRO2 <sup>(2)</sup>	F2Eh	CANSTATRO4 <sup>(2)</sup>	F0Eh	RXF3EIDH
F6Dh	RXB0D7	F4Dh	TXB0D7	F2Dh	TXB2D7	F0Dh	RXF3SIDL
F6Ch	RXB0D6	F4Ch	TXB0D6	F2Ch	TXB2D6	F0Ch	RXF3SIDH
F6Bh	RXB0D5	F4Bh	TXB0D5	F2Bh	TXB2D5	F0Bh	RXF2EIDL
F6Ah	RXB0D4	F4Ah	TXB0D4	F2Ah	TXB2D4	F0Ah	RXF2EIDH
F69h	RXB0D3	F49h	TXB0D3	F29h	TXB2D3	F09h	RXF2SIDL
F68h	RXB0D2	F48h	TXB0D2	F28h	TXB2D2	F08h	RXF2SIDH
F67h	RXB0D1	F47h	TXB0D1	F27h	TXB2D1	F07h	RXF1EIDL
F66h	RXB0D0	F46h	TXB0D0	F26h	TXB2D0	F06h	RXF1EIDH
F65h	RXB0DLC	F45h	TXB0DLC	F25h	TXB2DLC	F05h	RXF1SIDL
F64h	RXB0EIDL	F44h	TXB0EIDL	F24h	TXB2EIDL	F04h	RXF1SIDH
F63h	RXB0EIDH	F43h	TXB0EIDH	F23h	TXB2EIDH	F03h	RXF0EIDL
F62h	RXB0SIDL	F42h	TXB0SIDL	F22h	TXB2SIDL	F02h	<b>RXF0EIDH</b>
F61h	RXB0SIDH	F41h	TXB0SIDH	F21h	TXB2SIDH	F01h	RXF0SIDL
F60h	RXB0CON	F40h	TXB0CON	F20h	TXB2CON	F00h	<b>RXF0SIDH</b>

TABLE 19-1:	CAN CONTROLLER REGISTER MAP
-------------	-----------------------------

Note 1: Shaded registers are available in Access Bank low area while the rest are available in Bank 15.

2: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the CANSTAT register due to the Microchip Header file requirement.

#### 24.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT Reset period. The postscaler is selected at the time of device programming by the value written to the CONFIG2H Configuration register.



#### FIGURE 24-1: WATCHDOG TIMER BLOCK DIAGRAM

#### TABLE 24-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H	—	—	_		WDTPS2	WDTPS1	WDTPS0	WDTEN
RCON	IPEN	—	_	RI	TO	PD	POR	BOR
WDTCON	_	_						SWDTEN

**Legend:** Shaded cells are not used by the Watchdog Timer.

# 24.3 Power-Down Mode (Sleep)

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit (RCON<2>) is cleared, the TO bit (RCON<3>) is set and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are high-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

#### 24.3.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a peripheral interrupt.

The following peripheral interrupts can wake the device from Sleep:

- 1. PSP read or write.
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. TMR3 interrupt. Timer3 must be operating as an asynchronous counter.
- 4. CCP Capture mode interrupt.
- 5. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 6. MSSP (Start/Stop) bit detect interrupt.
- 7. MSSP transmit or receive in Slave mode  $(SPI/I^2C)$ .
- 8. USART RX or TX (Synchronous Slave mode).
- 9. A/D conversion (when A/D clock source is RC).
- 10. EEPROM write operation complete.
- 11. LVD interrupt.

Other peripherals cannot generate interrupts, since during Sleep, no on-chip clocks are present.

External MCLR Reset will cause a device Reset. All other events are considered a continuation of program execution and will cause a "wake-up". The TO and PD bits in the RCON register can be used to determine the cause of the device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. The TO bit is cleared if a WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 2) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

### 24.3.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If an interrupt condition (interrupt flag bit and interrupt enable bits are set) occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt condition occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a  $\$  SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overline{PD}$  bit. If the  $\overline{PD}$  bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

#### 24.4.1 PROGRAM MEMORY CODE PROTECTION

The user memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In user mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 24-4 through 24-6 illustrate table write and table read protection.

Note:	Code protection bits may only be written to
	a '0' from a '1' state. It is not possible to
	write a '1' to a bit in the '0' state. Code
	protection bits are only set to '1' by a full
	chip erase or block erase function. The full
	chip erase and block erase functions can
	only be initiated via ICSP or an external
	programmer.

FIGURE 24-4: TABLE WRITE (WRTn) DISALLOWED



# 25.2 Instruction Set

ADD	LW	ADD Litera	l to W		
Synta	ax:	[label] AD	DLW k		
Oper	ands:	$0 \le k \le 255$			
Oper	ation:	$(W) + k \rightarrow V$	N		
Statu	is Affected:	N, OV, C, D	0C, Z		
Enco	oding:	0000	1111	kkki	k kkkk
Desc	cription:	The conten literal 'k' an	ts of W ar d the resu	re adde ult is pla	ed to the 8-bit aced in W.
Words:		1			
Cycle	es:	1			
QC	ycle Activity:				
	Q1	Q2	G	3	Q4
	Decode	Read literal 'k'	Proc Da	ess ta	Write to W
<u>Exan</u>	nple:	ADDLW	0x15		
	Before Instruc W =	ction 0x10			
	After Instructi W =	on 0x25			

ADD	WF	ADD W to	f					
Synta	ax:	[ label ] AD	DWF	f [,d [,a	a]]			
Oper	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
Oper	ation:	(W) + (f) —	→ dest					
Statu	is Affected:	N, OV, C, I	DC, Z					
Enco	oding:	0010	01da	fff	f	ffff		
Desc	ription:	Add W to r result is sto result is sto (default). It will be selo used.	register 'f' ored in W ored back f 'a' is 'o', ected. If 'a	. If 'd' i . If 'd' i c in reg the Ac a' is '1'	s '0' is '1' ister cces , the	, the , the r 'f' s Bank BSR is		
Word	ds:	1	1					
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q	3		Q4		
	Decode	Read register 'f'	Proce Dat	ess a	W des	/rite to stination		
<u>Exar</u>	nple:	ADDWF	REG,	W				
	Before Instruc	tion						
	w REG	= 0x17 = 0xC2						
	After Instruction	on						
	W REG	= 0xD9 = 0xC2						

Ô	2006	Microchic	Technology	Inc.
$\sim$				

BNC	:	Branch if N	ot Carry		BNN	I	Branch if N	ot Negative	
Synta	ax:	[label] BN	C n		Synt	ax:	[label] BN	Nn	
Oper	rands:	-128 ≤ n ≤ 1	27		Ope	rands:	-128 ≤ n ≤ 1	27	
Oper	ration:	if Carry bit is (PC) + 2 + 2	sʻ0' 2n → PC		Ope	ration:	if Negative I (PC) + 2 + 2	oit is '0' 2n → PC	
Statu	is Affected:	None			Statu	us Affected:	None		
Enco	oding:	1110	0011 nn	nn nnnn	Enco	oding:	1110	0111 nn	nn nnnn
Desc	pription:	If the Carry will branch. The 2's com added to the incremented tion, the new PC + 2 + 2r two-cycle in	bit is '0', then plement num PC. Since th d to fetch the i v address will . This instruct struction.	the program ber '2n' is e PC will have next instruc- be ion is then a	Desc	cription:	If the Negat program will The 2's con added to the incremented tion, the new PC + 2 + 2r two-cycle in	ive bit is '0', the l branch. I plement num PC. Since the d to fetch the in v address will in This instruct struction.	hen the ber '2n' is e PC will have next instruc- be ion is then a
Word	ds:	1			Wor	ds:	1		
Cycle	es:	1(2)			Cycl	es:	1(2)		
Q C If Ju	ycle Activity: Imp:				Q C If Ju	cycle Activity:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
lf No	o Jump:				lf N	o Jump:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation
Exan	nple:	HERE	BNC Jum <u>r</u>	)	Exar	<u>nple:</u>	HERE	BNN Jump	,
	Before Instruc PC After Instructi If Carry PC If Carry PC	ction = ad on = 0; = ad = 1; = ad	dress (HERE dress (Jump) dress (HERE	2) ) 2 + 2)		Before Instruct PC After Instructi If Negati PC If Negati PC	ction = ad on = 0; ive = 0; = ad ive = 1; = ad	dress (HERE dress (Jump dress (HERE	) ) + 2)

втG		Bit Toggle	f				
Synta	ax:	[label] B	٢G	f,b[,a]			
Oper	ands:	$\begin{array}{l} 0\leq f\leq 255\\ 0\leq b\leq 7\\ a\in [0,1] \end{array}$					
Oper	ation:	$(\overline{f} < b >) \to f <$	<b></b>	•			
Statu	s Affected:	None					
Enco	ding:	0111	]	bbba	fff	f	ffff
Desc	ription:	Bit 'b' in da inverted. If be selected 'a' = 1, the per the BS	ita 'a' d, c n tl R \	memory is '0', th overridin ne bank value (de	IOCATI IN ACC IS THE IS WILL DE DE TAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STAULT STA	on 'f ess 3SR e sel	is Bank will value. If ected as
Word	s:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2		Q	}		Q4
	Decode	Read register 'f	,	Proce Data	ess a	reę	Write gister 'f'
<u>Exan</u>	nple:	BTG	F	PORTC,	4		
	Before Instruc PORTC After Instructio PORTC	tion: = 0111 on: = 0110	- C	)101 <b>[0</b> :	x75] x65]		

воу		Branch if	Overflow	ı			
Synta	ax:	[label] B	OV n				
Oper	ands:	-128 ≤ n ≤	127				
Oper	ation:	if Overflow (PC) + 2 +	if Overflow bit is '1' (PC) + 2 + 2n $\rightarrow$ PC				
Statu	s Affected:	None	None				
Enco	ding:	1110	0100	nnnn	nnnn		
Desc	rription:	If the Overflow bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruc- tion, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.					
Word	ls:	1					
Cycle	es:	1(2)					
Q C If Ju	ycle Activity: mp: O1	02	O,	3	04		
	Decode	Read literal	Proce		Nrite to		
	Dooddo	'n'	Dat	a	PC		
	No	No	No	)	No		
	operation	operation	opera	tion o	peration		
lf No	o Jump:						
	Q1	Q2	Q	3	Q4		
	Decode	Read literal	Proce	ess	No		
		'n'	Dat	a o	peration		
<u>Exan</u>	nple:	HERE	BOV	JUMP			
		tion	ddroco	(נבסבו)			
	After Instructiv	= a n	uuress	neke)			
	If Overflo	ow = 1	;				
	PC If Overflo	= a w = 0	adress ( ;	JUMP)			
	PC	= a	ddress	HERE +	2)		

RCA	LL	Relative C	all					
Synta	ax:	[ <i>label</i> ] RO	[label] RCALL n					
Oper	ands:	-1024 ≤ n ≤	1023					
Oper	ation:	(PC) + 2 → (PC) + 2 +	TOS, $2n \rightarrow PC$	;				
Statu	is Affected:	None						
Enco	oding:	1101	1nnn	nnnr	ı nnnn			
Desc	rription:	Subroutine from the cu address (P stack. Ther number '2n have increr instruction, PC + 2 + 2 two-cycle in	call with rrent loc: C + 2) is n, add the ' to the P nented to the new n. This in natruction	a jump ation. F pushed 2's col C. Sinc o fetch t addres structio n.	up to 1K irst, return I onto the mplement e the PC will the next s will be n is a			
Word	ls:	1						
Cycle	es:	2						
QC	ycle Activity:							
	Q1	Q2	C	)3	Q4			
	Decode	Read literal 'r Push PC to stack	i' Proc Da	ess ita	Write to PC			
	No operation	No operation	N opera	o ation	No operation			

RES	ET	Reset					
Synta	ax:	[label] F	[label] RESET				
Oper	ands:	None					
Oper	ation:	Reset all re affected by	Reset all registers and flags that are affected by a MCLR Reset.				
Statu	s Affected:	All					
Enco	oding: 0000 0000 1111 111						
Desc	ription:	This instrue execute a	ction prov MCLR Re	ides a wa set in so	ay to itware.		
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Start	No		No		
		Reset	operat	ion o	peration		
<u>Exan</u>	nple:	RESET					

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

Example:

HERE RCALL Jump

**Before Instruction** 

PC = Address (HERE)

After Instruction

PC = Address (Jump) TOS = Address (HERE + 2)

TBL	RD	Table Read						
Synta	ax:	[ label ]	TBL	.RD ( *	; *+; *	-; +*)		
Oper	ands:	None						
Oper	ation:	if TBLRD *, (Prog Mem ( TBLPTR - N if TBLRD *+, (Prog Mem ( (TBLPTR) + if TBLRD *-, (Prog Mem ( (TBLPTR) + (TBLPTR) + (Prog Mem (	(TBI 1 – (TBI 1 – (TBI (TBI	_PTR) Change → TBLI → TBLI → TBLI → TBLI → TBLI	$) \rightarrow T_{2};$ $) \rightarrow T_{2};$ PTR; $) \rightarrow T_{2};$ PTR; $) \rightarrow T_{2};$ PTR; $) \rightarrow T_{2};$	ABLA ABLA ABLA ABLA	т; т; т;	
Statu	s Affected:	None						
Enco	ding:	0000	0	000	00	00	10n: nn=0 =1 =2 =3	n *+ *- +*
Desc	ription:	This instructi of Program M program men Pointer (TBL The TBLPTF byte in the pp 2-Mbyte add TBLPTI TBLPTI TBLPTI TBLPTR a • no change • post-incre • pre-incren	nstr R[0] R[0] R[0]	s used hory (F y, a po 21-bit am me s range = 0: = 1: uction blows:	l to rei to rei inter o sed. pointe emory Leas Byte Most of Pr Word can n	ad the fo add called r) poir . TBLI of Pro of Pro O	e conter dress th Table nts to ea PTR ha nificant ogram Vord ficant E n Memo the val	ach ach s a Byte Dry ue
Word	ls:	1						
Cycle	es:	2						
QC	ycle Activity	<i>'</i> :						
	Q1	Q2		Q	3		Q4	
	Decode	No		No	) 		No	
	No	No operation	n	opera	allon	No.c	peration	'n
	operation	(Read Progra Memory)	am	opera	ition	но с ( ТА	Write MBLAT)	///
Exan	nple 1:	TBLRD	*+	;				
	Before Instr TABL/ TBLP MEMC After Instruct TABL/	ruction AT FR DRY(0x00A35 ction AT	56)	= = =	0x58 0x00 0x34 0x34	5 )A356 1	6	
Fxan	TBLPT note 2 <sup>.</sup>	רק תקנואיד	+*	=	0x00	)A357	7	
	Before Inct		τ ^	,				
	TABLA TBLP MEMC MEMC	AT FR DRY(0x01A35 DRY(0x01A35 ction	57) 58)	= = =	0xA/ 0x01 0x12 0x34	A I A357 2 1	7	
	TABLA TBLP	AT FR		= =	0x34 0x01	1 I A 358	3	

© 2006 Microchip Technology Inc.

### FIGURE 27-21: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



#### TABLE 27-21: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
120	TckH2dtV	SYNC XMIT (Master & Slave)					
		Clock High to Data-Out Valid	PIC18FXX8	—	50	ns	
			PIC18LFXX8		150	ns	
121 Tckrf		Clock Out Rise Time and Fall Time	PIC18FXX8		25	ns	
		(Master mode)	PIC18LFXX8	—	60	ns	
122	Tdtrf	Data-Out Rise Time and Fall Time	PIC18FXX8		25	ns	
			PIC18LFXX8		60	ns	

#### FIGURE 27-22: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### TABLE 27-22: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	<u>SYNC RCV (Master &amp; Slave)</u> Data-Hold before CK ↓ (DT hold time)	10		ns	
126	TckL2dtl	Data-Hold after CK $\downarrow$ (DT hold time)	15	_	ns	

# PIC18FXX8



### FIGURE 28-7: TYPICAL IDD vs. Fosc OVER VDD (LP MODE)





# 29.2 Package Details

The following sections give the technical details of the packages.

#### 28-Lead Skinny Plastic Dual In-line (SP) – 300 mil Body (PDIP)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES*			MILLIMETERS				
Dimension L	MIN	NOM	MAX	MIN	NOM	MAX			
Number of Pins n			28			28			
Pitch	р		.100			2.54			
Top to Seating Plane	А	.140	.150	.160	3.56	3.81	4.06		
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43		
Base to Seating Plane	A1	.015			0.38				
Shoulder to Shoulder Width	Е	.300	.310	.325	7.62	7.87	8.26		
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49		
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18		
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43		
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38		
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65		
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56		
Overall Row Spacing §		.320	.350	.430	8.13	8.89	10.92		
Mold Draft Angle Top	α	5	10	15	5	10	15		
Mold Draft Angle Bottom	β	5	10	15	5	10	15		

\* Controlling Parameter § Significant Characteristic

Significant Notes:

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-095

Drawing No. C04-070

# 44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		INCHES*		MILLIMETERS					
Dimension	MIN	NOM	MAX	MIN	NOM	MAX			
Number of Pins n			44			44			
Pitch	р		.050			1.27			
Pins per Side	n1		11			11			
Overall Height	Α	.165	.173	.180	4.19	4.39	4.57		
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06		
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89		
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86		
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27		
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25		
Overall Width	Е	.685	.690	.695	17.40	17.53	17.65		
Overall Length	D	.685	.690	.695	17.40	17.53	17.65		
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66		
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66		
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00		
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00		
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33		
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81		
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53		
Mold Draft Angle Top		0	5	10	0	5	10		
Mold Draft Angle Bottom	β	0	5	10	0	5	10		

\* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-047

Drawing No. C04-048