

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Decails                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 40MHz   |
| Connectivity               | CANbus, I <sup>2</sup> C, SPI, UART/USART                               |
| Peripherals                | Brown-out Detect/Reset, LVD, POR, PWM, WDT                              |
| Number of I/O              | 33  |
| Program Memory Size        | 16KB (8K x 16)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 256 x 8   |
| RAM Size                   | 768 x 8   |
| Voltage - Supply (Vcc/Vdd) | 4.2V ~ 5.5V   |
| Data Converters            | A/D 8x10b   |
| Oscillator Type            | External  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-LCC (J-Lead)   |
| Supplier Device Package    | 44-PLCC (16.59x16.59)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic18f448-i-l |
|                            |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

|  | Pi                          | Pin Number |          |      |               |                      |  |  |
|--|-----------------------------|------------|----------|------|---------------|----------------------|--|--|
| Pin Name                               | PIC18F248/258 PIC18F448/458 |            |          | 458  | Pin<br>Type   | Buffer<br>Type       | Description  |  |
|  | SPDIP, SOIC                 | PDIP       | TQFP     | PLCC |               |                      |  |  |
|  |                             |            |          |      |               |                      | PORTB is a bidirectional I/O por<br>PORTB can be software<br>programmed for internal weak<br>pull-ups on all inputs. |  |
| RB0/INT0<br>RB0<br>INT0                | 21                          | 33         | 8        | 36   | I/O<br>I      | TTL<br>ST            | Digital I/O.<br>External interrupt 0.  |  |
| RB1/INT1<br>RB1<br>INT1                | 22                          | 34         | 9        | 37   | I/O<br>I      | TTL<br>ST            | Digital I/O.<br>External interrupt 1.  |  |
| RB2/CANTX/INT2<br>RB2<br>CANTX<br>INT2 | 23                          | 35         | 10       | 38   | I/O<br>O<br>I | TTL<br>TTL<br>ST     | Digital I/O.<br>Transmit signal for CAN bus.<br>External interrupt 2.  |  |
| RB3/CANRX<br>RB3<br>CANRX              | 24                          | 36         | 11       | 39   | I/O<br>I      | TTL<br>TTL           | Digital I/O.<br>Receive signal for CAN bus.  |  |
| RB4                                    | 25                          | 37         | 14       | 41   | I/O           | TTL                  | Digital I/O.<br>Interrupt-on-change pin.   |  |
| RB5/PGM<br>RB5                         | 26                          | 38         | 15       | 42   | I/O           | TTL                  | Digital I/O.   |  |
| PGM                                    |                             |            |          |      | I             | ST                   | Interrupt-on-change pin.<br>Low-voltage ICSP™<br>programming enable.   |  |
| RB6/PGC<br>RB6                         | 27                          | 39         | 16       | 43   | I/O           | TTL                  | Digital I/O. In-Circuit<br>Debugger pin.   |  |
| PGC                                    |                             |            |          |      | I             | ST                   | Interrupt-on-change pin.<br>ICSP programming clock.  |  |
| RB7/PGD<br>RB7                         | 28                          | 40         | 17       | 44   | I/O           | TTL                  | Digital I/O. In-Circuit<br>Debugger pin.   |  |
| PGD                                    |                             |            |          |      | I/O           | ST                   | Interrupt-on-change pin.<br>ICSP programming data.   |  |
|  |                             |            | MOS leve | els  |               | g = Analo<br>= Outpu | S compatible input or output<br>g input  |  |

## TABLE 1-2: PIC18FXX8 PINOUT I/O DESCRIPTIONS (CONTINUED)

| Alluston         Sond           SX-         XXX-  | Details on<br>Page:           33, 202           34, 214           34, 214           34, 214           34, 214           34, 214           34, 214           34, 214           34, 214           34, 214           34, 214           34, 214           34, 214           34, 214           34, 214           34, 213           34, 213           34, 213           34, 212           34, 212           34, 212           34, 212           34, 212           34, 212 |
|--|---|
| XXX         XXXX           XXXX         XXXXX </th <th>34, 214<br/>34, 214<br/>34, 214<br/>34, 214<br/>34, 214<br/>34, 214<br/>34, 214<br/>34, 214<br/>34, 214<br/>34, 213<br/>34, 213<br/>34, 212<br/>34, 212<br/>34, 212</th> | 34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 213<br>34, 213<br>34, 212<br>34, 212<br>34, 212  |
| XXX         XXXXX  | 34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 213<br>34, 213<br>34, 213<br>34, 212<br>34, 212<br>34, 212   |
| XXX         XXXXX           XXXX         XXXXX           XXXX         XXXXX           XXXX         XXXXXX           XXXX         XXXXXX           XXXXX         XXXXXX <t< td=""><td>34, 214<br/>34, 214<br/>34, 214<br/>34, 214<br/>34, 214<br/>34, 214<br/>34, 213<br/>34, 213<br/>34, 213<br/>34, 212<br/>34, 212<br/>34, 212</td></t<>   | 34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 213<br>34, 213<br>34, 213<br>34, 212<br>34, 212<br>34, 212  |
| XXX         XXXXX           XXXX         XXXXX           XXXX         XXXXX           XXXX         XXXXXX           XXXX         XXXXXX           XXXXX         XXXXXX <t< td=""><td>34, 214<br/>34, 214<br/>34, 214<br/>34, 214<br/>34, 214<br/>34, 213<br/>34, 213<br/>34, 212<br/>34, 212<br/>34, 212</td></t<>                           | 34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 213<br>34, 213<br>34, 212<br>34, 212<br>34, 212  |
| XXX XXXX<br>XXX XXXX   | 34, 214<br>34, 214<br>34, 214<br>34, 214<br>34, 213<br>34, 213<br>34, 212<br>34, 212<br>34, 212   |
| XXX XXXX<br>XXX XXXX<br>XXX XXXX<br>XXX XXXX<br>XXX XXXX<br>XXX XXXX<br>XXX XXXX<br>XXX X-XX<br>XXX XXXX<br>XXX XXXX<br>XXX XXXX<br>XXX XXXX   | 34, 214<br>34, 214<br>34, 214<br>34, 213<br>34, 213<br>34, 213<br>34, 212<br>34, 212<br>34, 212   |
| xxx xxxx<br>xxxx xxxx<br>xxx xxxx<br>xxx xxxx<br>xxx xxxx<br>xxx xxxx<br>xxx xxxx<br>xxx xxxx<br>xxx xxxx<br>xxx xxxx<br>xxx xxxx  | 34, 214<br>34, 214<br>34, 213<br>34, 213<br>34, 212<br>34, 212<br>34, 212<br>34, 212  |
| xx xxx<br>xxx xxx<br>xxx xxx<br>xxx xxx<br>xxx xxx<br>xxx x-xx<br>xxx xxx<br>xxx xxx<br>00- 0000   | 34, 214<br>34, 213<br>34, 213<br>34, 212<br>34, 212<br>34, 212<br>34, 212   |
| xx xxx<br>xx xxx<br>xx xxx<br>xx xxx<br>xx x-xx<br>xx xxx<br>xx xxx<br>00- 0000  | 34, 213<br>34, 213<br>34, 212<br>34, 212<br>34, 212<br>34, 212  |
| xx xxxx<br>xx xxxx<br>xx x-xx<br>xx x-xx<br>xx xxxx<br>00- 0000  | 34, 213<br>34, 212<br>34, 212<br>34, 212<br>34, 212   |
| xx xxxx<br>x-xx<br>xx x-xx<br>00- 0000   | 34, 212<br>34, 212<br>34, 212   |
| xx x-xx<br>xx xxxx<br>00- 0000   | 34, 212<br>34, 212  |
| xx xxxx<br>00- 0000  | 34, 212   |
| 0- 0000  |   |
|  | 34, 211   |
| x- xxx-  |   |
|  | 33, 202   |
| xxx xxxx   | 34, 208   |
| xx xxxx  | 34, 208   |
| xx xxxx  | 34, 208   |
| xx xxxx  | 34, 208   |
| xx xxxx  | 34, 208   |
| xx xxxx  | 34, 208   |
| xx xxxx  | 34, 208   |
| xx xxxx  | 34, 208   |
| xxxx   | 34, 209   |
| xx xxxx  | 34, 208   |
| xx xxxx  | 34, 207   |
| x- x-xx  | 34, 207   |
| xx xxxx  | 35, 207   |
| 00 0-00  | 35, 206   |
| x- xxx-  | 33, 202   |
| xx xxxx  | 35, 208   |
| xxxx   | 35, 209   |
| xx xxxx  | 35, 208   |
| xx xxxx  | 35, 207   |
| x- x-xx  | 35, 207   |
| xx xxxx  | 35, 207   |
| 00 0000  | 35, 206   |
|  | xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx  |

# TABLE 4-2: REGISTER FILE SUMMARY (CONTINUED)

 $\label{eq:legend: Legend: Legend: u = unchanged, - = unimplemented, q = value depends on condition$ 

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

#### 6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

#### 6.1 **Table Reads and Table Writes**

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in Section 6.5 "Writing to Flash Program Memory". Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

# Instruction: TBLRD\* Program Memory Table Pointer<sup>(1)</sup> Table Latch (8-bit) TBLPTRH TBLPTRU TBLPTRL TABLAT Program Memory (TBLPTR) Note 1: Table Pointer points to a byte in program memory.

#### FIGURE 6-1: **TABLE READ OPERATION**

## 9.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATB register, read and write the latched output value for PORTB.

EXAMPLE 9-2: INITIALIZING PORTB

|       | LL J-2. |                         |
|-------|---------|-------------------------|
| CLRF  | PORTB   | ; Initialize PORTB by   |
|       |         | ; clearing output       |
|       |         | ; data latches          |
| CLRF  | LATB    | ; Alternate method      |
|       |         | ; to clear output       |
|       |         | ; data latches          |
| MOVLW | 0CFh    | ; Value used to         |
|       |         | ; initialize data       |
|       |         | ; direction             |
| MOVWF | TRISB   | ; Set RB3:RB0 as inputs |
|       |         | ; RB5:RB4 as outputs    |
|       |         | ; RB7:RB6 as inputs     |
| 1     |         |                         |

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (INTCON2 register). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of the PORTB pins (RB7:RB4) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit RBIF (INTCON register). This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

- Note 1: While in Low-Voltage ICSP mode, the RB5 pin can no longer be used as a general purpose I/O pin and should not be held low during normal operation to protect against inadvertent ICSP mode entry.
  - 2: When using Low-Voltage ICSP Programming (LVP), the pull-up on RB5 becomes disabled. If TRISB bit 5 is cleared, thereby setting RB5 as an output, LATB bit 5 must also be cleared for proper operation.

# 12.2 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON register). The oscillator is a low-power oscillator rated up to 50 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

#### TABLE 12-1: CAPACITOR SELECTION FOR THE ALTERNATE OSCILLATOR

| OUDILLATOIT                              |        |                    |                    |  |  |  |  |  |
|--|--------|--------------------|--------------------|--|--|--|--|--|
| Osc Type                                 | Freq   | C1                 | C2                 |  |  |  |  |  |
| LP                                       | 32 kHz | TBD <sup>(1)</sup> | TBD <sup>(1)</sup> |  |  |  |  |  |
| Crystal to be Tested:                    |        |                    |                    |  |  |  |  |  |
| 32.768 kHz Epson C-001R32.768K-A ±20 PPM |        |                    |                    |  |  |  |  |  |

- Note 1: Microchip suggests 33 pF as a starting point in validating the oscillator circuit.
  - Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
  - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - 4: Capacitor values are for design guidance only.

# 12.3 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR registers). This interrupt can be enabled/disabled by setting/clearing TMR1 Interrupt Enable bit, TMR1IE (PIE registers).

# 12.4 Resetting Timer1 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

| Note: | The special event triggers f | from the CCP1   |  |  |  |  |  |  |  |  |
|-------|------------------------------|-----------------|--|--|--|--|--|--|--|--|
|       | module will not set inte     | rrupt flag bit, |  |  |  |  |  |  |  |  |
|       | TMR1IF (PIR registers).      |                 |  |  |  |  |  |  |  |  |

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer1.

# 12.5 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON register) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, is valid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

#### 18.1 **USART Baud Rate Generator** (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit Baud Rate Generator. The SPBRG register controls the period of a free running, 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA register) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different USART modes which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 18-1. From this, the error in baud rate can be determined.

Example 18-1 shows the calculation of the baud rate error for the following conditions:

```
Fosc = 16 MHz
Desired Baud Rate = 9600
BRGH = 0
SYNC = 0
```

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

#### SAMPLING 18.1.1

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

| EAAWFLE 10-1.        | CALCOLATING BADD HATE ERNOR  |
|----------------------|--|
| Desired Baud Rate    | = Fosc/(64 (X + 1))  |
| Solving for X:       |  |
|                      | X = ((Fosc/Desired Baud Rate)/64) - 1<br>X = ((16000000/9600)/64) - 1<br>X = [25.042] = 25   |
| Calculated Baud Rate | $= \frac{16000000}{(64 (25 + 1))}$<br>= 9615   |
| Error                | <ul> <li><u>(Calculated Baud Rate – Desired Baud Rate)</u><br/>Desired Baud Rate</li> <li>(9615 – 9600)/9600</li> <li>0.16%</li> </ul> |

## TABLE 18-1: BAUD RATE FORMULA

| SYNC | BRGH = 0 (Low Speed)                         | BRGH = 1 (High Speed)         |
|------|--|-------------------------------|
| 0    | (Asynchronous) Baud Rate = FOSC/(64 (X + 1)) | Baud Rate = FOSC/(16 (X + 1)) |
| 1    | (Synchronous) Baud Rate = Fosc/(4 (X + 1))   | NA                            |

**Legend:** X = value in SPBRG (0 to 255)

#### **TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR**

| Name  | Bit 7                        | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on<br>POR, BOR | Value on<br>all other<br>Resets |
|-------|------------------------------|-------|-------|-------|-------|-------|-------|-------|----------------------|---------------------------------|
| TXSTA | CSRC                         | TX9   | TXEN  | SYNC  | —     | BRGH  | TRMT  | TX9D  | 0000 -010            | 0000 -010                       |
| RCSTA | SPEN                         | RX9   | SREN  | CREN  | ADDEN | FERR  | OERR  | RX9D  | 0000 000x            | 0000 000u                       |
| SPBRG | Baud Rate Generator Register |       |       |       |       |       |       |       |                      | 0000 0000                       |

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

EXAMPLE 18-1. CALCULATING BALLD BATE ERBOR

### 19.2.5 CAN MODULE I/O CONTROL REGISTER

bit bit

bit

bit

This register controls the operation of the CAN module's I/O pins in relation to the rest of the microcontroller.

# REGISTER 19-32: CIOCON: CAN I/O CONTROL REGISTER


|       | U-0   | U-0         | R/W-0         | R/W-0       | U-0          | U-0       | U-0          | U-0    |  |  |  |  |  |
|-------|---|-------------|---------------|-------------|--------------|-----------|--------------|--------|--|--|--|--|--|
|       | —   | —           | ENDRHI        | CANCAP      | —            |           | _            | —      |  |  |  |  |  |
|       | bit 7   |             |               |             |              |           |              | bit 0  |  |  |  |  |  |
| t 7-6 | Unimplemented: Read as '0'  |             |               |             |              |           |              |        |  |  |  |  |  |
| t 5   | ENDRHI: Enable Drive High bit   |             |               |             |              |           |              |        |  |  |  |  |  |
|       | <ul> <li>1 = CANTX pin will drive VDD when recessive</li> <li>0 = CANTX pin will tri-state when recessive</li> </ul>  |             |               |             |              |           |              |        |  |  |  |  |  |
| t 4   | CANCAP:   | CAN Messa   | ge Receive    | Capture Ena | able bit     |           |              |        |  |  |  |  |  |
|       | <ul> <li>1 = Enable CAN capture, CAN message receive signal replaces input on RC2/CCP1</li> <li>0 = Disable CAN capture, RC2/CCP1 input to CCP1 module</li> </ul> |             |               |             |              |           |              |        |  |  |  |  |  |
| t 3-0 | Unimpleme   | ented: Read | <b>as</b> '0' |             |              |           |              |        |  |  |  |  |  |
|       |   |             |               |             |              |           |              |        |  |  |  |  |  |
|       | Legend:   |             |               |             |              |           |              |        |  |  |  |  |  |
|       | R = Readal  | ole bit     | W = Writa     | ble bit     | U = Unim     | plemented | bit, read as | ʻ0'    |  |  |  |  |  |
|       | -n = Value a  | at POR      | '1' = Bit is  | set         | '0' = Bit is | s cleared | x = Bit is u | nknown |  |  |  |  |  |

| ER 19-34: | PIE3: PEF                                     | RIPHERAL   | INTERRU                           | PT ENABL     | E REGIST     | ER 3      |                |        |  |  |  |
|-----------|---|--|-----------------------------------|--------------|--------------|-----------|----------------|--------|--|--|--|
|           | R/W-0   | R/W-0  | R/W-0                             | R/W-0        | R/W-0        | R/W-0     | R/W-0          | R/W-0  |  |  |  |
|           | IRXIE   | WAKIE  | ERRIE                             | TXB2IE       | TXB1IE       | TXB0IE    | RXB1IE         | RXB0IE |  |  |  |
|           | bit 7   |  |                                   |              |              |           |                | bit 0  |  |  |  |
|           |   |  |                                   |              |              |           |                |        |  |  |  |
| bit 7     | IRXIE: CAI                                    | IRXIE: CAN Invalid Received Message Interrupt Enable bit   |                                   |              |              |           |                |        |  |  |  |
|           | 1 = Enable invalid message received interrupt |  |                                   |              |              |           |                |        |  |  |  |
| 1 1 0     |   | <ul> <li>0 = Disable invalid message received interrupt</li> <li>WAKIE: CAN bus Activity Wake-up Interrupt Enable bit</li> </ul> |                                   |              |              |           |                |        |  |  |  |
| bit 6     |   |  |                                   | •            | hable bit    |           |                |        |  |  |  |
|           |   |  | wake-up int<br>wake-up in         |              |              |           |                |        |  |  |  |
| bit 5     |   | -  | r Interrupt Er                    | •            |              |           |                |        |  |  |  |
|           |   |  | rror interrupt                    |              |              |           |                |        |  |  |  |
|           |   |  | error interrup                    |              |              |           |                |        |  |  |  |
| bit 4     | TXB2IE: C                                     | AN Transmi   | t Buffer 2 Int                    | terrupt Enab | le bit       |           |                |        |  |  |  |
|           |   |  | uffer 2 interr                    | •            |              |           |                |        |  |  |  |
|           |   |  | Suffer 2 interi                   | •            |              |           |                |        |  |  |  |
| bit 3     |   |  |                                   | terrupt Enab | le bit       |           |                |        |  |  |  |
|           |   |  | uffer 1 interr<br>Suffer 1 interi |              |              |           |                |        |  |  |  |
| bit 2     |   |  |                                   | terrupt Enab | la hit       |           |                |        |  |  |  |
|           |   |  | uffer 0 interr                    | -            |              |           |                |        |  |  |  |
|           |   |  | Suffer 0 interi                   | •            |              |           |                |        |  |  |  |
| bit 1     | RXB1IE: C                                     | AN Receive   | Buffer 1 Int                      | errupt Enab  | e bit        |           |                |        |  |  |  |
|           |   |  | uffer 1 interru                   | •            |              |           |                |        |  |  |  |
|           |   |  | uffer 1 interr                    | •            |              |           |                |        |  |  |  |
| bit 0     |   |  |                                   | errupt Enab  | e bit        |           |                |        |  |  |  |
|           |   |  | uffer 0 interru<br>uffer 0 interr | •            |              |           |                |        |  |  |  |
|           | 0 = DISADIE                                   |  |                                   | upi          |              |           |                |        |  |  |  |
|           | Legend:                                       |  |                                   |              |              |           |                |        |  |  |  |
|           | R = Readal                                    | ble bit  | W = Writal                        | ble bit      | U = Unim     | plemented | bit, read as ' | 0'     |  |  |  |
|           | -n = Value a                                  | at POR   | '1' = Bit is                      | set          | '0' = Bit is | cleared   | x = Bit is u   | nknown |  |  |  |
|           |   |  |                                   |              |              |           |                |        |  |  |  |

# REGISTER 19-34: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

#### 24.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT Reset period. The postscaler is selected at the time of device programming by the value written to the CONFIG2H Configuration register.



### FIGURE 24-1: WATCHDOG TIMER BLOCK DIAGRAM

#### TABLE 24-2: SUMMARY OF WATCHDOG TIMER REGISTERS

| Name     | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3  | Bit 2  | Bit 1  | Bit 0  |
|----------|-------|-------|-------|-------|--------|--------|--------|--------|
| CONFIG2H |       |       |       |       | WDTPS2 | WDTPS1 | WDTPS0 | WDTEN  |
| RCON     | IPEN  | _     | _     | RI    | TO     | PD     | POR    | BOR    |
| WDTCON   | _     |       |       | —     | _      |        | _      | SWDTEN |

**Legend:** Shaded cells are not used by the Watchdog Timer.


### 24.4.1 PROGRAM MEMORY CODE PROTECTION

The user memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In user mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 24-4 through 24-6 illustrate table write and table read protection.

| Note: | Code protection bits may only be written to   |
|-------|---|
|       | a '0' from a '1' state. It is not possible to |
|       | write a '1' to a bit in the '0' state. Code   |
|       | protection bits are only set to '1' by a full |
|       | chip erase or block erase function. The full  |
|       | chip erase and block erase functions can      |
|       | only be initiated via ICSP or an external     |
|       | programmer.                                   |

FIGURE 24-4: TABLE WRITE (WRTn) DISALLOWED



# 25.0 INSTRUCTION SET SUMMARY

The PIC18 instruction set adds many enhancements to the previous PICmicro instruction sets, while maintaining an easy migration from these PICmicro instruction sets.

Most instructions are a single program memory word (16 bits) but there are three instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 25-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 25-1 shows the opcode field descriptions.

Most **byte-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for three double-word instructions. These three instructions were made double-word instructions so that all the required information is available in these 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two-word branch instructions (if true) would take 3  $\mu$ s.

Figure 25-1 shows the general formats that the instructions can have.

All examples use the format 'nnh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 25-2, lists the instructions recognized by the Microchip MPASM<sup>™</sup> Assembler.

Section 25.2 "Instruction Set" provides a description of each instruction.

# 25.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a "CLRF PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared.

| BNG        | NC Branch if Not Carry                  |   | BNN   |  | Branch if Not Negative |  |   |                 |                 |  |  |  |
|------------|---|---|---|--|------------------------|--|---|-----------------|-----------------|--|--|--|
| Syn        | yntax: [ label ] BNC n                  |   |   | Synta  | ax:                    | [label] BN                               | [ <i>label</i> ] BNN n  |                 |                 |  |  |  |
| Оре        | erands:                                 | -128 ≤ n ≤ 1  | 27  |  | Oper                   | ands:                                    | -128 ≤ n ≤ 127  |                 |                 |  |  |  |
| Оре        | eration:                                | if Carry bit is<br>(PC) + 2 + 2   |   |  | Oper                   | ation:                                   | if Negative bit is '0' (PC) + 2 + 2n $\rightarrow$ PC   |                 |                 |  |  |  |
| Stat       | us Affected:                            | None  |   |  | Statu                  | s Affected:                              | None  |                 |                 |  |  |  |
| Enc        | oding:                                  | 1110 0011 nnnn nnnn   |   |  | Enco                   | ding:                                    | 1110  | 0111 n          | nnn nnnn        |  |  |  |
| Des        | cription:                               | will branch.<br>The 2's com<br>added to the<br>incremented<br>tion, the new | d to fetch the<br>w address will<br>. This instruct | ber '2n' is<br>e PC will have<br>next instruc-<br>be | Desc                   | ription:                                 | If the Negative bit is '0', then the<br>program will branch.<br>The 2's complement number '2n' is<br>added to the PC. Since the PC will hav<br>incremented to fetch the next instruc-<br>tion, the new address will be<br>PC + 2 + 2n. This instruction is then a<br>two-cycle instruction. |                 |                 |  |  |  |
| Wor        | rds:                                    | 1   |   |  | Word                   | ls:                                      | 1   |                 |                 |  |  |  |
| Сус        | les:                                    | 1(2)  |   |  | Cycle                  | es:                                      | 1(2)  |                 |                 |  |  |  |
|            | Cycle Activity:<br>ump:                 |   |   |  | Q C<br>If Ju           | ycle Activity:<br>mp:                    |   |                 |                 |  |  |  |
|            | Q1                                      | Q2  | Q3  | Q4   |                        | Q1                                       | Q2  | Q3              | Q4              |  |  |  |
|            | Decode                                  | Read literal<br>'n'   | Process<br>Data                                     | Write to PC  |                        | Decode                                   | Read literal<br>'n'   | Process<br>Data | Write to PC     |  |  |  |
|            | No<br>operation                         | No<br>operation   | No<br>operation                                     | No<br>operation                                      |                        | No<br>operation                          | No<br>operation   | No<br>operation | No<br>operation |  |  |  |
| lf N       | lo Jump:                                |   |   |  | If No                  | o Jump:                                  |   |                 |                 |  |  |  |
|            | Q1                                      | Q2  | Q3  | Q4   |                        | Q1                                       | Q2  | Q3              | Q4              |  |  |  |
|            | Decode                                  | Read literal<br>'n'   | Process<br>Data                                     | No<br>operation                                      |                        | Decode                                   | Read literal<br>'n'   | Process<br>Data | No<br>operation |  |  |  |
| <u>Exa</u> | mple:                                   | HERE  | BNC Jum <u>r</u>                                    | )  | Exar                   | <u>nple:</u>                             | HERE  | BNN Jur         | np              |  |  |  |
|            | Before Instru                           | ction   |   |  |                        | Before Instru                            | ction   |                 |                 |  |  |  |
|            | PC<br>After Instructi<br>If Carry<br>PC | on<br>= 0;<br>= ad  | dress (HERE<br>dress (Jump                          |  |                        | PC<br>After Instructi<br>If Negati<br>PC | ive = 0<br>= ad   | ddress (Jun     |                 |  |  |  |
|            | lf Carry<br>PC                          | = 1;<br>= ad  | dress (HERE   | + 2)   |                        | lf Negati<br>PC                          |   | ddress (HEF     | RE + 2)         |  |  |  |

| TBL  | RD  | Table Read  |             |  |   |   |  |
|--|---|---|-------------|--|---|---|--|
| Synta  | ax:   | [ label ]   | TBL         | .RD ( *  | ; *+; *   | -; +*)  |  |
| Oper   | ands:   | None  |             |  |   |   |  |
| $\begin{array}{llllllllllllllllllllllllllllllllllll$   |   |   |             |  |   |   |  |
| Statu  | s Affected:   | None  |             |  |   |   |  |
| Enco   | oding:  | 0000  | 0           | 000  | 00  | 00  | 10nn<br>nn=0 *<br>=1 *+<br>=2 *-<br>=3 +*  |
| Description:<br>This instruct<br>of Program<br>program me<br>Pointer (TBI<br>The TBLPTI<br>byte in the p<br>2-Mbyte add<br>TBLPT<br>TBLPT<br>TBLPT<br>TBLPT<br>The TBLRD<br>of TBLPTR<br>• no chang<br>• post-incre<br>• post-decr |   |   |             | nory (F<br>y, a po<br>R) is us<br>21-bit<br>am me<br>s range<br>= 0:<br>= 1:<br>uction<br>blows: | 2.M.).<br>iinter o<br>sed.<br>pointe<br>emory<br>e.<br>Leas<br>Byte<br>Mem<br>Mosi<br>of Pr<br>Word | Fo add<br>called<br>r) poin<br>. TBLI<br>of Pro-<br>tory W<br>t Signi<br>cogran | dress the<br>Table<br>hts to each<br>PTR has a<br>hificant<br>ogram<br>Vord<br>fificant Byte<br>n Memory |
| Word   | ls:   | 1   |             |  |   |   |  |
| Cycle  | es:   | 2   |             |  |   |   |  |
|  | ycle Activity   | <i>'</i> :  |             |  |   |   |  |
|  | Q1  | Q2  |             | Q  | 3   |   | Q4   |
|  | Decode  | No  |             | N  |   |   | No   |
|  | No  | operation<br>No operatio                              | n           | opera<br>No  |   |   | eration<br>operation   |
|  | operation   | (Read Progra<br>Memory)                               |             | opera  |   | (   | Write<br>ABLAT)  |
| <u>Exan</u>  | nple 1:   | TBLRD   | *+          | ;  |   |   |  |
|  | Before Insti<br>TABL/<br>TBLP<br>MEMO<br>After Instruc<br>TABL/<br>TBLP | AT<br>FR<br>DRY(0x00A3<br>Ction<br>AT                 | =<br>=<br>= | = 0x00A356<br>= 0x34<br>= 0x34   |   |   |  |
| Exan   | nple 2:   | TBLRD   | +*          | ;  |   |   |  |
|  | MEMC<br>After Instrue<br>TABLA  | AT<br>FR<br>DRY(0x01A39<br>DRY(0x01A39<br>ction<br>AT |             | =<br>=<br>=  | 0x12<br>0x34<br>0x34  | 1 A357<br>2<br>1  |  |
|  | TBLP  | IK  |             | =  | 0x01  | IA358   | 5  |


© 2006 Microchip Technology Inc.

# PIC18FXX8

| XORWF  | Exclusive   | Exclusive OR W with f   |   |  |  |  |  |  |
|--|---|---|---|--|--|--|--|--|
| Syntax:  | [label] >   | KORWF   | f [,d   | [,a]]  |  |  |  |  |
| Operands:  | $0 \le f \le 255$<br>$d \in [0,1]$<br>$a \in [0,1]$   | d ∈ [0,1]   |   |  |  |  |  |  |
| Operation:   | (W) .XOR.   | (f) $\rightarrow$ des   | st  |  |  |  |  |  |
| Status Affected:                                       | N, Z  |   |   |  |  |  |  |  |
| Encoding:  | 0001  | 10da  | fff   | f  | ffff   |  |  |  |
| Description:   | Exclusive C<br>register 'f'.<br>in W. If 'd' is<br>in register '<br>Access Bar<br>overriding t<br>then the ba<br>the BSR va | If 'd' is 'o'<br>s '1', the r<br>f' (defaul<br>hk will be<br>he BSR v<br>nk will be | , the result<br>result<br>t). If 'a<br>selec<br>value.<br>e selec | esult<br>is sto<br>a' is '<br>ted,<br>If 'a' | is stored<br>bred back<br>0', the<br>' is '1', |  |  |  |
| Words:   | 1   |   |   |  |  |  |  |  |
| Cycles:  | 1   |   |   |  |  |  |  |  |
| Q Cycle Activity:                                      |   |   |   |  |  |  |  |  |
| Q1   | Q2  | Q3  |   | Q4   |  |  |  |  |
| Decode   | Read<br>register 'f'  | Proce<br>Data   |   |  | /rite to<br>stination                          |  |  |  |
| Example:   | XORWF   | REG   | ~   |  |  |  |  |  |
| Before Instruct<br>REG<br>W<br>After Instructio<br>REG | = 0xAF<br>= 0xB5<br>on<br>= 0x1A  |   |   |  |  |  |  |  |
| W  | = 0xB5  |   |   |  |  |  |  |  |

# PIC18FXX8







|              |        |               | Standard Opera<br>Operating tempe | erature -4 |      | ≤ +85°C | for indus | strial              |
|--------------|--------|---------------|-----------------------------------|------------|------|---------|-----------|---------------------|
| Param<br>No. | Symbol | Characteristi | tic Min Typ Max Units Co          |            |      |         |           | Conditions          |
| D420         | Vlvd   | LVD Voltage   | LVV = 0001                        | 1.96       | 2.06 | 2.16    | V         | $T \ge 25^{\circ}C$ |
|              |        |               | LVV = 0010                        | 2.16       | 2.27 | 2.38    | V         | T ≥ 25°C            |
|              |        |               | LVV = 0011                        | 2.35       | 2.47 | 2.59    | V         | $T \ge 25^{\circ}C$ |
|              |        |               | LVV = 0100                        | 2.43       | 2.58 | 2.69    | V         |                     |
|              |        |               | LVV = 0101                        | 2.64       | 2.78 | 2.92    | V         |                     |
|              |        |               | LVV = 0110                        | 2.75       | 2.89 | 3.03    | V         |                     |
|              |        |               | LVV = 0111                        | 2.95       | 3.1  | 3.26    | V         |                     |
|              |        |               | LVV = 1000                        | 3.24       | 3.41 | 3.58    | V         |                     |
|              |        |               | LVV = 1001                        | 3.43       | 3.61 | 3.79    | V         |                     |
|              |        |               | LVV = 1010                        | 3.53       | 3.72 | 3.91    | V         |                     |
|              |        |               | LVV = 1011                        | 3.72       | 3.92 | 4.12    | V         |                     |
|              |        |               | LVV = 1100                        | 3.92       | 4.13 | 4.34    | V         |                     |
|              |        |               | LVV = 1101                        | 4.07       | 4.33 | 4.59    | V         |                     |
|              |        |               | LVV = 1110                        | 4.36       | 4.64 | 4.92    | V         |                     |

### TABLE 27-1: LOW-VOLTAGE DETECT CHARACTERISTICS





#### FIGURE 27-9: BROWN-OUT RESET AND LOW-VOLTAGE DETECT TIMING




# TABLE 27-9:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,<br/>BROWN-OUT RESET AND LOW-VOLTAGE DETECT REQUIREMENTS

| Param<br>No. | Symbol | Characteristic   | Min       | Тур | Мах       | Units | Conditions                     |
|--------------|--------|--|-----------|-----|-----------|-------|--------------------------------|
| 30           | TmcL   | MCLR Pulse Width (low)                                   | 2         | _   | —         | μs    |                                |
| 31           | Twdt   | Watchdog Timer Time-out Period<br>(no prescaler)         | 7         | 18  | 33        | ms    |                                |
| 32           | Tost   | Oscillation Start-up Timer Period                        | 1024 Tosc | _   | 1024 Tosc | _     | Tosc = OSC1 period             |
| 33           | TPWRT  | Power-up Timer Period                                    | 28        | 72  | 132       | ms    |                                |
| 34           | Tioz   | I/O High-Impedance from MCLR Low or Watchdog Timer Reset | —         | 2   | —         | μs    |                                |
| 35           | TBOR   | Brown-out Reset Pulse Width                              | 200       |     | _         | μs    | For VDD $\leq$ BVDD (see D005) |
| 36           | TIRVST | Time for Internal Reference<br>Voltage to become stable  | —         | 20  | 50        | μs    |                                |
| 37           | TLVD   | Low-Voltage Detect Pulse Width                           | 200       |     | —         | μs    | For VDD $\leq$ VLVD (see D420) |

© 2006 Microchip Technology Inc.


### FIGURE 27-21: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



#### TABLE 27-21: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

| Param<br>No. | Symbol   | Characteristic                    | Characteristic |   | Мах | Units | Conditions |
|--------------|----------|-----------------------------------|----------------|---|-----|-------|------------|
| 120          | TckH2dtV | SYNC XMIT (Master & Slave)        |                |   |     |       |            |
|              |          | Clock High to Data-Out Valid      | PIC18FXX8      |   | 50  | ns    |            |
|              |          |                                   | PIC18LFXX8     |   | 150 | ns    |            |
| 121          | Tckrf    | Clock Out Rise Time and Fall Time | PIC18FXX8      |   | 25  | ns    |            |
|              |          | (Master mode)                     | PIC18LFXX8     | — | 60  | ns    |            |
| 122          | Tdtrf    | Data-Out Rise Time and Fall Time  | PIC18FXX8      |   | 25  | ns    |            |
|              |          |                                   | PIC18LFXX8     |   | 60  | ns    |            |


#### FIGURE 27-22: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




#### TABLE 27-22: USART SYNCHRONOUS RECEIVE REQUIREMENTS

| Param<br>No. | Symbol   | Characteristic   | Min | Max | Units | Conditions |
|--------------|----------|--|-----|-----|-------|------------|
| 125          | TdtV2ckl | SYNC RCV (Master & Slave)<br>Data-Hold before $CK \downarrow$ (DT hold time) | 10  |     | ns    |            |
| 126          | TckL2dtl | Data-Hold after CK $\downarrow$ (DT hold time)                               | 15  | —   | ns    |            |

## FIGURE 28-11: TYPICAL AND MAXIMUM IDD vs. VDD (TIMER1 AS MAIN OSCILLATOR 32.768 kHz, C1 AND C2 = 47 pF)



## FIGURE 28-12: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 20 pF, $+25^{\circ}$ C)



# APPENDIX C: DEVICE MIGRATIONS

This section is intended to describe the functional and electrical specification differences when migrating between functionally similar devices (such as from a PIC16C74A to a PIC16C74B).

**Not Applicable** 

# APPENDIX D: MIGRATING FROM OTHER PICmicro® DEVICES

This discusses some of the issues in migrating from other PICmicro devices to the PIC18FXX8 family of devices.

# D.1 PIC16CXXX to PIC18FXX8

See Application Note AN716 "Migrating Designs from PIC16C74A/74B to PIC18C442" (DS00716).

# D.2 PIC17CXXX to PIC18FXX8

See Application Note AN726 "PIC17CXXX to PIC18CXXX Migration" (DS00726).