



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f448-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong






FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1






FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2










TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTI					
Applicabl	e Devices	Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
PIC18F2X8	PIC18F4X8	xxxxx	uuuuu	uuuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	xxxxx	uuuuu	uuuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F2X8	PIC18F4X8	xxx- x-xx	uuu- u-uu	uuu- u-uu	
PIC18F2X8	PIC18F4X8	xxxx xxxx	uuuu uuuu	uuuu uuuu	
	Applicabl PIC18F2X8 PIC18F2X8 <td< td=""><td>Applicable Devices PIC18F2X8 PIC18F4X8 <</td><td>Applicable Devices Power-on Reset, Brown-out Reset PIC18F2X8 PIC18F4X8 xxxxx PIC18F2X8 PIC18F4X8 xxxx xxxx PIC18F2X8</td><td>Applicable DevicesPower-on Reset, Brown-out ResetMCLR Reset WDT Reset RESET Instruction Stack ResetsPIC18F2X8PIC18F4X8xxxxxuuuuu uuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuu uuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxx</td></td<>	Applicable Devices PIC18F2X8 PIC18F4X8 <	Applicable Devices Power-on Reset, Brown-out Reset PIC18F2X8 PIC18F4X8 xxxxx PIC18F2X8 PIC18F4X8 xxxx xxxx PIC18F2X8	Applicable DevicesPower-on Reset, Brown-out ResetMCLR Reset WDT Reset RESET Instruction Stack ResetsPIC18F2X8PIC18F4X8xxxxxuuuuu uuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuu uuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxxx xxxxuuuuPIC18F2X8PIC18F4X8xxx	

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Values for CANSTAT also apply to its other instances (CANSTATRO1 through CANSTATRO4).

4.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory where the data memory address in the instruction is not fixed. A SFR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 4-8 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Indirect addressing is possible by using one of the INDF registers. Any instruction using the INDF register actually accesses the register indicated by the File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = 0), will read 00h. Writing to the INDF register indirectly, results in a no operation. The FSR register contains a 12-bit address which is shown in Figure 4-8.

The INDFn ($0 \le n \le 2$) register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.

Example 4-5 shows a simple use of indirect addressing to clear the RAM in Bank 1 (locations 100h-1FFh) in a minimum number of instructions.

EXAMPLE 4-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0, 100h	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register
			;	& inc pointer
	BTFSS	FSROH, 1	;	All done
			;	w/ Bank1?
	BRA	NEXT	;	NO, clear next
CONTINU	JE		;	
:			;	YES, continue

There are three indirect addressing registers. To address the entire data memory space (4096 bytes), these registers are 12 bits wide. To store the 12 bits of addressing information, two 8-bit registers are required. These indirect addressing registers are:

- 1. FSR0: composed of FSR0H:FSR0L
- 2. FSR1: composed of FSR1H:FSR1L
- 3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data.

If an instruction writes a value to INDF0, the value will be written to the address indicated by FSR0H:FSR0L. A read from INDF1 reads the data from the address indicated by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used. If INDF0, INDF1 or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1 or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the Status bits are not affected.

4.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation on one of these five registers determines how the FSR will be modified during indirect addressing.

- When data access is done to one of the five INDFn locations, the address selected will configure the FSRn register to:
 - Do nothing to FSRn after an indirect access (no change) INDFn
 - Auto-decrement FSRn after an indirect access (post-decrement) – POSTDECn
 - Auto-increment FSRn after an indirect access (post-increment) – POSTINCn
 - Auto-increment FSRn before an indirect access (pre-increment) PREINCn
 - Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) – PLUSWn

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the Status register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

Incrementing or decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.

Adding these features allows the FSRn to be used as a software stack pointer in addition to its uses for table operations in data memory.

Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the 2's complement value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed.

If an FSR register contains a value that indicates one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (Status bits are not affected).

If an indirect addressing operation is done where the target address is an FSRnH or FSRnL register, the write operation will dominate over the pre- or post-increment/decrement functions.

6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 **Table Reads and Table Writes**

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in Section 6.5 "Writing to Flash Program Memory". Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

Instruction: TBLRD* Program Memory Table Pointer⁽¹⁾ Table Latch (8-bit) TBLPTRH TBLPTRU TBLPTRL TABLAT Program Memory (TBLPTR) Note 1: Table Pointer points to a byte in program memory.

FIGURE 6-1: **TABLE READ OPERATION**

REGISTER 8-5:	PIR2: PE	RIPHERAL	INTERRU	JPT REQU	EST (FLA	G) REGIS	TER 2	
	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		CMIF ⁽¹⁾	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF ⁽¹⁾
	bit 7							bit 0
bit 7		nented: Rea		(1)				
bit 6		mparator Inte						
		arator input l arator input l						
bit 5	Unimplen	nented: Rea	d as '0'					
bit 4	EEIF: EEF	PROM Write	Operation	Interrupt Fla	g bit			
		operation is operation is			red in softw	are)		
bit 3	BCLIF: B	us Collision I	nterrupt Fla	ag bit				
		collision occ s collision oc	•	t be cleared	in software)		
bit 2	LVDIF: Lo	w-Voltage D	etect Interr	upt Flag bit				
		voltage concevice voltage		•		,		
bit 1	TMR3IF:	TMR3 Overfl	ow Interrup	t Flag bit				
		register ove register did			ed in softwa	re)		
bit 0	ECCP1IF:	ECCP1 Inte	errupt Flag	bit ⁽¹⁾				
		<u>node:</u> R1 (TMR3) re /IR1 (TMR3)	•		•	cleared in so	oftware)	
		<u>mode:</u> R1 register c /R1 register				leared in sc	oftware)	
	<u>PWM moo</u> Unused in	<u>de:</u> ı this mode.						
	Note 1:	This bit is	only availal	ble on PIC1	8F4X8 devi	ces. For PI	C18F2X8 de	evices, this bit

Note 1: This bit is only available on PIC18F4X8 devices. For PIC18F2X8 devices, this bit is unimplemented and reads as '0'.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit	is unknown

FIGURE 9-6: RB2/CANTX/INT2 PIN BLOCK DIAGRAM





FIGURE 9-7: RB3/CANRX PIN BLOCK DIAGRAM



16.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE

Note:	The EC	CP (Enha	ance	d Cap	ture/Compa	are/
	PWM)	module	is	only	available	on
	PIC18F	448 and F	PIC1	8F458	devices.	

This module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. The operation of the ECCP module differs from the CCP (discussed in detail in **Section 15.0 "Capture/Compare/PWM (CCP) Modules**") with the addition of an Enhanced PWM module which allows for up to 4 output channels and user selectable polarity. These features are discussed in detail in **Section 16.5** "**Enhanced PWM Mode**". The module can also be programmed for automatic shutdown in response to various analog or digital events.

The control register for ECCP1 is shown in Register 16-1.

REGISTER 16-1: ECCP1CON: ECCP1 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	
bit 7							bit 0	

bit 7-6 **EPWM1M<1:0>:** PWM Output Configuration bits

I<u>f ECCP1M<3:2> = 00, 01, 10:</u>

xx = P1A assigned as Capture/Compare input; P1B, P1C, P1D assigned as port pins If ECCP1M<3:2> = 11:

- 00 = Single output; P1A modulated; P1B, P1C, P1D assigned as port pins
- 01 = Full-bridge output forward; P1D modulated; P1A active; P1B, P1C inactive
- 10 = Half-bridge output; P1A, P1B modulated with deadband control; P1C, P1D assigned as port pins
- 11 = Full-bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive
- bit 5-4 EDC1B<1:0>: PWM Duty Cycle Least Significant bits

<u>Capture mode:</u> Unused.

Compare mode:

Unused.

PWM mode:


These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in ECCPR1L.

bit 3-0 ECCP1M<3:0>: ECCP1 Mode Select bits


- 0000 = Capture/Compare/PWM off (resets ECCP module)
- 0001 = Unused (reserved)
- 0010 = Compare mode, toggle output on match (ECCP1IF bit is set)
- 0011 = Unused (reserved)
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, set output on match (ECCP1IF bit is set)
- 1001 = Compare mode, clear output on match (ECCP1IF bit is set)
- 1010 = Compare mode, ECCP1 pin is unaffected (ECCP1IF bit is set)
- 1011 = Compare mode, trigger special event (ECCP1IF bit is set; ECCP resets TMR1or TMR3 and starts an A/D conversion if the A/D module is enabled)
- 1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high
- 1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low
- 1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high
- 1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown









17.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep. Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit (SSPCON1<4>).

17.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the \overline{SS} pin to function as an input. The data latch

must be high. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.


Note 1:	When the SPI is in Slave mode with \overline{SS} pin
	control enabled (SSPCON1<3:0> = 0100),
	the SPI module will reset if the \overline{SS} pin is set
	to VDD.

2: If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.





17.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON1<5>).

The SSPCON1 register allows control of the I^2C operation. Four mode selection bits (SSPCON1<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock = OSC/4 (SSPADD +1)
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

17.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON1<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101.

17.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit BF is set.
- 3. An ACK pulse is generated.
- MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.





FIGURE 18-6: SYNCHRONOUS TRANSMISSION

FIGURE 18-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



24.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection. These are:

- Oscillator Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming

All PIC18FXX8 devices have a Watchdog Timer which is permanently enabled via the configuration bits or software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT) which provides a fixed delay on power-up only, designed to keep the part in Reset while the power supply stabilizes. With these two timers on-chip, most applications need no external Reset circuitry. Sleep mode is designed to offer a very Low-Current Power-Down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits is used to select various options.

24.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh) which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The EECON1 register WR bit starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction, with the TBLPTR pointed to the Configuration register, sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration register. The Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell.

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H		_	OSCSEN	_		FOSC2	FOSC1	FOSC0	1111
300002h	CONFIG2L	_	_	_	_	BORV1	BORV0	BOREN	PWRTEN	1111
300003h	CONFIG2H			—	-	WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300006h	CONFIG4L	DEBUG	_	_	_	_	LVP	_	STVREN	11-1
300008h	CONFIG5L		_	_	_	CP3	CP2	CP1	CP0	1111
300009h	CONFIG5H	CPD	CPB	—	-	-	—	-	—	11
30000Ah	CONFIG6L	_	_	—	-	WRT3	WRT2	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	-	-	—	-	—	111
30000Ch	CONFIG7L	_	_	_	_	EBTR3	EBTR2	EBTR1	EBTR0	1111
30000Dh	CONFIG7H	_	EBTRB	_	_	_	—	_	—	-1
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	(1)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 1000

TABLE 24-1: CONFIGURATION BITS AND DEVICE IDS

Note 1: See Register 24-11 for DEVID1 values.

IORL	w	Inclusive	OR Litera	al with W	1			
Synta	ax:	[label]	[<i>label</i>] IORLW k					
Opera	ands:	$0 \le k \le 25$	5					
Opera	ation:	(W) .OR. I	$x \to W$					
Statu	s Affected:	N, Z						
Enco	ding:	0000	1001	kkkk	kkkk			
Desc	ription:	The conte eight-bit lit W.			l with the is placed in			
Word	s:	1						
Cycle	es:	1						
QC	ycle Activity:							
-	Q1	Q2	Q	3	Q4			
	Decode	Read literal 'k'	Proce Dat		Vrite to W			
<u>Exam</u>	nple:	IORLW	0x35					
	Before Instruc W After Instructic	= 0x9A						
	W	= 0xBF						

IORWF	Inclusive O	R W with f					
Syntax:	[label] IC	RWF f[,d[,a]]				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	(W) .OR. (f)	\rightarrow dest					
Status Affected:	N, Z						
Encoding:	0001	00da ff:	ff ffff				
	(default). If ' will be selec value. If 'a'	placed back i a' is '0', the A sted, overridin = 1, then the b per the BSR y	ccess Bank g the BSR				
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3	Q4				
Decode	Read register 'f'	Process Data	Write to destination				
Example: IORWF RESULT, W							
Before Instruction RESULT = 0x13 W = 0x91							

0x13 0x93

After Instruction RESULT = W =

TSTR	STFSZ Test f, Skip if 0							
Synta	ax:	[label] TSTFSZ f [,a]						
Operands:		$0 \le f \le 255$	$0 \le f \le 255$					
		a ∈ [0,1]	a ∈ [0,1]					
Oper	ation:	skip if f = 0	skip if $f = 0$					
Statu	s Affected:	None	None					
Enco	ding:	0110	011a ff		ffff			
Desc	ription:	during the o is discarder making this is '0', the A overriding t then the ba	If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).					
Word	ls:	1						
Cycle	es:	1(2)						
-,		Note: 3 c						
~ ~		by a	a 2-word	Instruction	on.			
Q Cycle Activity: Q1		Q2	Q3	,	Q4			
	Decode	Read	Proce		No			
		register 'f'	Data	a c	operation			
lf sk	ip:							
1	Q1	Q2	Qa		Q4			
	No operation	No operation	No operat		No operation			
lf sk	ip and followe				peration			
	Q1	Q2	Q3		Q4			
	No	No	No		No			
	operation	operation	operat	tion o	operation			
	No	No	No		No			
	operation	operation	operat	tion	operation			
<u>Example:</u>		HERE NZERO ZERO :	NZERO :					
Before Instruction PC = Address (HE				HERE)				
After Instruction If CNT = 0x00, PC = Address (ZERO) If CNT ≠ 0x00, PC = Address (NZERO) Address (NZERO) Address (NZERO)								


XORLW	Exclusiv	e OR Lite	ral with	w		
Syntax:	[label]	[<i>label</i>] XORLW k				
Operands:	$0 \le k \le 25$	$0 \le k \le 255$				
Operation:	(W) .XOF	(W) .XOR. $k \rightarrow W$				
Status Affected:	N, Z	N, Z				
Encoding:	0000	1010	kkkk	kkkk		
Description:		The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.				
Words:	1	1				
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'	Proces Data		Write to W		
Example: XORLW 0xAF						
Before Instruction W = 0xB5						

After Instruction W =

= 0x1A

XORWF	Exclusive	Exclusive OR W with f					
Syntax:	[label] >	KORWF	f [,d	f [,d [,a]]			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]					
Operation:	(W) .XOR.	(W) .XOR. (f) \rightarrow dest					
Status Affected:	N, Z	N, Z					
Encoding:	0001	10da	fff	f	ffff		
Description:	register 'f'. in W. If 'd' is in register ' Access Bar overriding t then the ba	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).					
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3			Q4		
Decode	Read register 'f'	Process Data		Write to destination			
Example:	XORWF	REG	~				
Before Instruct REG W After Instructio REG	= 0xAF = 0xB5 on = 0x1A						
W	= 0xB5						





27.2 DC Characteristics: PIC18FXX8 (Industrial, Extended) PIC18LFXX8 (Industrial)

			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$			
Param No.	Symbol	Characteristic/ Device	Min	Max	Units	Conditions
	VIL	Input Low Voltage				
		I/O ports:				
D030		with TTL buffer	Vss	0.15 Vdd	V	VDD < 4.5V
D030A			—	0.8	V	$4.5V \le VDD \le 5.5V$
D031		with Schmitt Trigger buffer RC3 and RC4	Vss Vss	0.2 Vdd 0.3 Vdd	V V	
D032		MCLR	Vss	0.2 Vdd	V	
D032A		OSC1 (in XT, HS and LP modes) and T1OSI	Vss	0.3 Vdd	V	
D033		OSC1 (in RC mode) ⁽¹⁾	Vss	0.2 Vdd	v	
	Viн	Input High Voltage				
		I/O ports:				
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	V	VDD < 4.5V
D040A			2.0	Vdd	V	$4.5V \le V$ DD $\le 5.5V$
D041		with Schmitt Trigger buffer RC3 and RC4	0.8 Vdd 0.7 Vdd	Vdd Vdd	V V	
D042		MCLR	0.8 Vdd	Vdd	V	
D042A		OSC1 (in XT, HS and LP modes) and T1OSI	0.7 Vdd	Vdd	V	
D043		OSC1 (RC mode) ⁽¹⁾	0.9 Vdd	Vdd	v	
	lı∟	Input Leakage Current ^(2,3)				
D060		I/O ports	—	±1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
D061		MCLR	—	±5	μA	$Vss \le VPIN \le VDD$
D063		OSC1	—	±5	μΑ	$Vss \le VPIN \le VDD$
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB weak pull-up current	50	450	μA	VDD = 5V, VPIN = VSS

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

NOTES:

BSF	
BTFSS	94
BTG	95
BZ	
С	
C Compilers	
MPLAB C17	• •
MPLAB C18	
MPLAB C30	
CALL)6
CAN Module	
Aborting Transmission22	28
Acknowledge Error23	37
Baud Rate Registers21	8
Baud Rate Setting23	33
Bit Error	37
Bit Time Partitioning (diagram)23	33
Bit Timing Configuration Registers23	
BRGCON1	
BRGCON2	
BRGCON3	
Calculating To, Nominal Bit Rate and	0
Nominal Bit Time	
Configuration Mode	
Control and Status Registers	
Controller Register Map	
CRC Error23	
Disable Mode22	
Error Detection23	
Error Modes and Error Counters	37
Error Modes State (diagram)23	88
Error Recognition Mode22	27
Error States	
Filter/Mask Truth (table)23	32
Form Error23	
Hard Synchronization23	35
I/O Control Register22	
Information Processing Time	
Initiating Transmission	
Internal Message Reception	.0
Flowchart	1
Internal Transmit Message	, ,
5	0
Flowchart	
Interrupt Registers	
Interrupts	
Bus Activity Wake-up	
Bus-Off23	-
Code Bits23	8
Error23	
Message Error23	9
Receive	
Receiver Bus Passive23	9
Receiver Overflow23	39
Receiver Warning23	39
Transmit23	
Transmitter Bus Passive	
Transmitter Warning	-
Lengthening a Bit Period	-
(diagram)23	35
(alagian)	

Listen Only Mode Loopback Mode Message Acceptance Filters	
and Masks 215,	232
Message Acceptance Mask and	
Filter Operation (diagram)	232
Message Reception	
Message Time-Stamping	
Message Transmission	
Modes of Operation	
Normal Mode	
Oscillator Tolerance	
Overview	
Phase Buffer Segments	
Programming Time Segments	
Propagation Segment	
Receive Buffer Registers	
Receive Buffers	
Receive Message Buffering	
Receive Priority	
Registers	
Resynchronization	235
Sample Point	
Shortening a Bit Period (diagram)	236
Stuff Bit Error	237
Synchronization	235
Synchronization Rules	
Synchronization Segment	
Time Quanta	
Transmit Buffer Registers	
Transmit Buffers	
Transmit Priority	
Transmit/Receive Buffers	
Values for ICODE (table)	
Capture (CCP Module)	
CAN Message Time-Stamp	
CCP Pin Configuration	
CCP1 Prescaler	105
CCPR1H:CCPR1L Registers	120
Software Interrupt	125
Timer1/Timer3 Mode Selection	
Capture (ECCP Module)	
CAN Message Time-Stamp	
Capture/Compare/PWM (CCP)	123
Capture Mode. See Capture	
(CCP Module).	
CCP1 Module	
Timer Resources	
CCPR1H Register	
CCPR1L Register	124
Compare Mode. See Compare	
(CCP Module).	
Interaction of CCP1 and	
ECCP1 Modules	124
PWM Mode. See PWM (CCP Module).	
Ceramic Resonators	
Ranges Tested	. 17
Clocking Scheme	
CLRF	
CLRWDT	