



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f458t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Continued)



2.6 Oscillator Switching Feature

The PIC18FXX8 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low-frequency clock source. For the PIC18FXX8 devices, this alternate clock source is the Timer1 oscillator. If a low-frequency crystal (32 kHz, for example) has been attached to the Timer1 oscillator pins and the Timer1 oscillator has been enabled, the device can switch to a Low-Power Execution mode. Figure 2-6 shows a block diagram of the system clock sources. The clock switching feature is enabled by programming the Oscillator Switching Enable (OSCSEN) bit in Configuration register, CONFIG1H, to a '0'. Clock switching is disabled in an erased device. See Section 12.2 "Timer1 Oscillator" for further details of the Timer1 oscillator and Section 24.1 "Configuration Bits" for Configuration register details.

2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The system clock switch bit, SCS (OSCCON register), controls the clock switching. When the SCS bit is '0', the system clock source comes from the main oscillator selected by the FOSC2:FOSC0 configuration bits. When the SCS bit is set, the system clock source comes from the Timer1 oscillator. The SCS bit is cleared on all forms of Reset.

Note: The Timer1 oscillator must be enabled to switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON). If the Timer1 oscillator is not enabled, any write to the SCS bit will be ignored (SCS bit forced cleared) and the main oscillator continues to be the system clock source.



REGISTER 2-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1
_	—	—	—	—	—	—	SCS
bit 7							bit 0

bit 7-1 Unimplemented: Read as '0'

bit 0 SCS: System Clock Switch bit

When \overline{OSCSEN} configuration bit = $\underline{0}$ and T1OSCEN bit is set:

- 1 = Switch to Timer1 oscillator/clock pin
- 0 = Use primary oscillator/clock input pin

When OSCSEN is clear or T1OSCEN is clear: Bit is forced clear.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the Stack Pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place a return address on the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

4.2.4 STACK FULL/UNDERFLOW RESETS

These Resets are enabled by programming the STVREN configuration bit. When the STVREN bit is disabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. When the STVREN bit is enabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. The STKFUL or STKUNF bits are only cleared by the user software or a POR.

4.3 Fast Register Stack

A "fast return" option is available for interrupts and calls. A fast register stack is provided for the Status, WREG and BSR registers and is only one layer in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the fast register stack are then loaded back into the working registers if the FAST RETURN instruction is used to return from the interrupt.

A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten.

If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.

If no interrupts are used, the fast register stack can be used to restore the Status, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a FAST CALL instruction must be executed.

Example 4-1 shows a source code example that uses the fast register stack.

EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE CALL SUB1, FAST ; STATUS, WREG, BSR ; SAVED IN FAST REGISTER ; STACK • • •

RETURN FAST ;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

4.4 PCL, PCLATH and PCLATU

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable or writable or writable. Updates to the PCH register the PC<20:16> bits and is not directly readable or writable. Updates to the PCU register may be performed through the PCLATH register through the PCLATU register.

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSb of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

The contents of PCLATH and PCLATU will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 4.8.1** "**Computed GOTO**").

8.5 RCON Register

The Reset Control (RCON) register contains the IPEN bit which is used to enable prioritized interrupts. The functions of the other bits in this register are discussed in more detail in **Section 4.14** "**RCON Register**".

REGISTER 8-13: RCON: RESET CONTROL REGISTER

-n = Value at POR

	R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0				
	IPEN	—	_	RI	TO	PD	POR	BOR				
	bit 7							bit 0				
bit 7	IPEN: Inter	rupt Priority	Enable bit									
	1 = Enable 0 = Disable	e priority leve e priority leve	els on interru els on interr	upts upts (PIC16	CXXX Comp	atibility mod	le)					
bit 6-5	Unimplem	ented: Read	d as '0'									
bit 4	RI: RESET Instruction Flag bit											
	For details of bit operation, see Register 4-3.											
bit 3	TO: Watche	dog Time-ou	t Flag bit									
	For details	of bit operat	ion, see Reg	gister 4-3.								
bit 2	PD: Power	-down Deteo	tion Flag bi	t								
	For details	of bit operat	ion, see Reg	gister 4-3.								
bit 1	POR: Powe	er-on Reset	Status bit									
	For details	of bit operat	ion, see Reg	gister 4-3.								
bit 0	BOR: Brow	n-out Reset	Status bit									
	For details of bit operation, see Register 4-3.											
	Legend:											
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as '),				

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown





FIGURE 17-6: SPI™ MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



17.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated Start



FIGURE 17-16: MSSP BLOCK DIAGRAM (I²C[™] MASTER MODE)

17.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition, or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 17.4.7 "Baud Rate Generator**" for more details.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- 2. SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- 9. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

IADEE	- 10 4.	DAGE						(Biiaii	- •)			
BAUD	Fosc =	40 MHz	SPBRG	33	MHz	SPBRG	25	MHz	SPBRG	20	ИНz	SPBRG
(Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	2.40	-0.07	214	2.40	-0.15	162	2.40	+0.16	129
9.6	9.62	+0.16	64	9.55	-0.54	53	9.53	-0.76	40	9.47	-1.36	32
19.2	18.94	-1.36	32	19.10	-0.54	26	19.53	+1.73	19	19.53	+1.73	15
76.8	78.13	+1.73	7	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3
96	89.29	-6.99	6	103.13	+7.42	4	97.66	+1.73	3	104.17	+8.51	2
300	312.50	+4.17	1	257.81	-14.06	1	NA	-	-	312.50	+4.17	0
500	625	+25.00	0	NA	-	-	NA	-	-	NA	-	-
HIGH	625	-	0	515.63	-	0	390.63	-	0	312.50	-	0
LOW	2.44	-	255	2.01	-	255	1.53	-	255	1.22	-	255
BAUD	Fosc =	16 MHz	SPBRG	10	MHz	SPBRG	7.1590	09 MHz	SPBRG	5.068	B MHz	SPBRG
RATE		%	value		%	value		%	value		%	value
(Kbps)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	1.20	+0.16	207	1.20	+0.16	129	1.20	+0.23	92	1.20	0	65
2.4	2.40	+0.16	103	2.40	+0.16	64	2.38	-0.83	46	2.40	0	32
9.6	9.62	+0.16	25	9.77	+1.73	15	9.32	-2.90	11	9.90	+3.13	7
19.2	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5	19.80	+3.13	3
76.8	83.33	+8.51	2	78.13	+1.73	1	111.86	+45.65	0	79.20	+3.13	0
96	83.33	-13.19	2	78.13	-18.62	1	NA	-	-	NA	-	-
300	250	-16.67	0	156.25	-47.92	0	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	250	-	0	156.25	-	0	111.86	-	0	79.20	-	0
LOW	0.98	-	255	0.61	-	255	0.44	-	255	0.31	-	255
BAUD	Fosc	= 4 MHz	CDBDC	3.5795	545 MHz	CDBDC	1	MHz	CDDDC	32.76	8 kHz	CDDDC
RATE		0/	value		0/	value		0/	value		9/	value
(Kbps)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)
0.3	0.30	-0.16	207	0.30	+0.23	185	0.30	+0.16	51	0.26	-14.67	1
1.2	1.20	+1.67	51	1.19	-0.83	46	1.20	+0.16	12	NA	-	-
2.4	2.40	+1.67	25	2.43	+1.32	22	2.23	-6.99	6	NA	-	-
9.6	8.93	-6.99	6	9.32	-2.90	5	7.81	-18.62	1	NA	-	-
19.2	20.83	+8.51	2	18.64	-2.90	2	15.63	-18.62	0	NA	-	-
76.8	62.50	-18.62	0	55.93	-27.17	0	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-

0

255

15.63

0.06

-

-

-

-

0

255

0.51

0.002

BAUD BATES FOR ASYNCHRONOUS MODE (BRGH = 0) TABLE 18-4:

0

255

55.93

0.22

-

-

HIGH

LOW

62.50

0.24

0

255

_

19.4.3 INITIATING TRANSMISSION

To initiate message transmission, the TXREQ bit must be set for each buffer to be transmitted. When TXREQ is set, the TXABT, TXLARB and TXERR bits will be cleared.

Setting the TXREQ bit does not initiate a message transmission; it merely flags a message buffer as ready for transmission. Transmission will start when the device detects that the bus is available. The device will then begin transmission of the highest priority message that is ready.

When the transmission has completed successfully, the TXREQ bit will be cleared, the TXBnIF bit will be set and an interrupt will be generated if the TXBnIE bit is set.

If the message transmission fails, the TXREQ will remain set, indicating that the message is still pending for transmission and one of the following condition flags will be set. If the message started to transmit but encountered an error condition, the TXERR and the IRXIF bits will be set and an interrupt will be generated. If the message lost arbitration, the TXLARB bit will be set.

19.4.4 ABORTING TRANSMISSION

The MCU can request to abort a message by clearing the TXREQ bit associated with the corresponding message buffer (TXBnCON<3>). Setting the ABAT bit (CANCON<4>) will request an abort of all pending messages. If the message has not yet started transmission, or if the message started but is interrupted by loss of arbitration or an error, the abort will be processed. The abort is indicated when the module sets the ABT bits for the corresponding buffer (TXBnCON<6>). If the message has started to transmit, it will attempt to transmit the current message fully. If the current message is transmitted fully and is not lost to arbitration or an error, the ABT bit will not be set because the message was transmitted successfully. Likewise, if a message is being transmitted during an abort request and the message is lost to arbitration or an error, the message will not be retransmitted and the ABT bit will be set, indicating that the message was successfully aborted.

REGISTER 20-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	
bit 7 k								

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.
 0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in **bold**)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	А	Α	Α	Vdd	Vss	8/0
0001	А	А	А	А	VREF+	А	А	А	AN3	Vss	7/1
0010	D	D	D	Α	Α	А	Α	Α	Vdd	Vss	5/0
0011	D	D	D	Α	VREF+	А	А	А	AN3	Vss	4/1
0100	D	D	D	D	Α	D	А	А	Vdd	Vss	3/0
0101	D	D	D	D	VREF+	D	А	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	—	—	0/0
1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	Α	А	Α	Α	Vdd	Vss	6/0
1010	D	D	Α	Α	VREF+	А	Α	Α	AN3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	А	А	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	А	Vdd	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	А	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels/# of A/D voltage references

Note: Shaded cells indicate channels available only on PIC18F4X8 devices.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: On any device Reset, the port pins that are multiplexed with analog functions (ANx) are forced to be analog inputs.

20.4 A/D Conversions

Figure 20-4 shows the operation of the A/D converter after the GO bit has been set. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will not be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2 TAD wait is required before the next acquisition is started. After this 2 TAD wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D.

20.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16 bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 20-3 shows the operation of the A/D result justification. The extra bits are loaded with '0's. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.



FIGURE 20-3: A/D RESULT JUSTIFICATION

					•			,
	U-0	U-0	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1
	_	_	OSCSEN	—	_	FOSC2	FOSC1	FOSC0
	bit 7							bit 0
bit 7-6 bit 5	Unimplem OSCSEN: (ented: Read Oscillator Sy	l as '0' stem Clock S ock switch on	witch Enable	e bit led (main osc	sillator is so	ource)	
	0 = Oscillat	or system cl	ock switch op	tion is enable	ed (oscillator	switching	is enabled))
oit 4-3	Unimplem	ented: Read	l as '0'					
it 2-0	FOSC2:FO 111 = RC c 110 = HS c 101 = EC c 011 = RC c 011 = RC c 010 = HS c 001 = XT c 000 = LP c	SC0: Oscilla oscillator w/C oscillator with oscillator w/C oscillator w/C oscillator oscillator oscillator oscillator scillator	ator Selection OSC2 configu OPLL enabled OSC2 configu OSC2 configu	bits red as RA6 d/clock freque red as RA6 red as divide	ency = (4 x F -by-4 clock o	osc) utput		
	Legend:							
	R = Readat	ole bit	P = Program	nmable bit	U = Unimple	emented bi	t, read as '	0'
	-n = Value v	when device	is unprogram	nmed	u = Unchang	ged from p	rogramme	d state

REGISTER 24-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

REGISTER 24-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

	U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1				
	—	—	—	—	BORV1	BORV0	BOREN	PWRTEN				
	bit 7							bit 0				
bit 7-4 bit 3-2	Unimplem BORV1:BC	ented: Read DRV0: Browr	as '0' -out Reset V	oltage bits								
	11 = VBOR set to 2.0V 10 = VBOR set to 2.7V 01 = VBOR set to 4.2V 00 = VBOR set to 4.5V BOREN: Brown-out Reset Enable bit											
bit 1	BOREN: Brown-out Reset Enable bit 1 = Brown-out Reset enabled											
bit 0	 0 = Brown-out Reset disabled PWRTEN: Power-up Timer Enable bit 1 = PWRT disabled 0 = PWRT enabled 											
	Legend:											
	R = Readal	ble bit	P = Program	mmable bit	U = Unim	plemented	bit, read as	; '0'				
	-n = Value	when device	is unprogran	nmed	u = Uncha	anged from	programm	ed state				

REGISTER 24-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
_	—	_	—	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

bit 7-4 Unimplemented: Read as '0'

bit 3-1 WDTPS2:WDTPS0: Watchdog Timer Postscale Select bits

- 111 **= 1:128**
- 110 **= 1:64**
- 101 **= 1:32**
- 100 = 1:16
- 011 **= 1:8**
- 010 = **1**:4
- 001 = 1:2
- 000 = 1:1
 - **Note:** The Watchdog Timer postscale select bits configuration used in the PIC18FXXX devices has changed from the configuration used in the PIC18CXXX devices.

bit 0 WDTEN: Watchdog Timer Enable bit

- 1 = WDT enabled
- 0 = WDT disabled (control is placed on the SWDTEN bit)

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	is unprogrammed	u = Unchanged from programmed state

REGISTER 24-4: CONFIGUL: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

-n = Value when device is unprogrammed

	R/P-1	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1
	DEBUG	_	_	_	_	LVP	_	STVREN
	bit 7							bit 0
bit 7	DEBUG: B 1 = Backgr 0 = Backgr	Background D round Debugg round Debugg	ebugger Er ger disableo ger enableo	nable bit d. RB6 and I I. RB6 and F	RB7 configu RB7 are ded	red as gen icated to Ir	eral purpose n-Circuit Debi	I/O pins. ug.
bit 6-3	Unimplem	ented: Read	as '0'					•
bit 2	LVP: Low-	Voltage ICSP	Enable bit					
	1 = Low-Vo 0 = Low-Vo	oltage ICSP e oltage ICSP c	enabled lisabled					
bit 1	Unimplem	ented: Read	as '0'					
bit 0	STVREN:	Stack Full/Un	derflow Re	set Enable b	bit			
	1 = Stack F 0 = Stack F	=ull/Underflov =ull/Underflov	v will cause v will not ca	Reset use Reset				
	Legend:							
	R = Reada	ble bit	C = Cleara	able bit	U = Unin	nplemented	d bit, read as	'0'

u = Unchanged from programmed state

24.2 Watchdog Timer (WDT)

The Watchdog Timer is a free running, on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO/RA6 pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device Reset (Watchdog Timer Reset). If the device is in Sleep mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer wake-up). The TO bit in the RCON register will be cleared upon a WDT time-out.

The Watchdog Timer is enabled/disabled by a device configuration bit. If the WDT is enabled, software execution may not disable this function. When the WDTEN configuration bit is cleared, the SWDTEN bit enables/disables the operation of the WDT. The WDT time-out period values may be found in **Section 27.0** "**Electrical Characteristics**" under parameter #31. Values for the WDT postscaler may be assigned using the configuration bits.

Note: The CLRWDT and SLEEP instructions clear the WDT and the postscaler if assigned to the WDT and prevent it from timing out and generating a device Reset condition.

Note: When a CLRWDT instruction is executed and the postscaler is assigned to the WDT, the postscaler count will be cleared but the postscaler assignment is not changed.

24.2.1 CONTROL REGISTER

Register 24-13 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable configuration bit only when the configuration bit has disabled the WDT.

REGISTER 24-13: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	SWDTEN
bit 7							bit 0

bit 7-1 Unimplemented: Read as '0'

1 = Watchdog Timer is on

0 = Watchdog Timer is turned off if the WDTEN configuration bit in the Configuration register = 0

Legend:

Legena.	
R = Readable bit	W = Writable bit
U = Unimplemented bit, read as '0'	-n = Value at POR

bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit

24.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT Reset period. The postscaler is selected at the time of device programming by the value written to the CONFIG2H Configuration register.



FIGURE 24-1: WATCHDOG TIMER BLOCK DIAGRAM

TABLE 24-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H	—	—			WDTPS2	WDTPS1	WDTPS0	WDTEN
RCON	IPEN	—	_	RI	TO	PD	POR	BOR
WDTCON	_	_						SWDTEN

Legend: Shaded cells are not used by the Watchdog Timer.

BNO	v	Branch if Not Overflow							
Syntax: [label] BNOV n									
Oper	ands:	-128 ≤ n ≤ 1	27						
Oper	ation:	if Overflow I (PC) + 2 + 2	pit is '0' $2n \rightarrow PC$						
Statu	is Affected:	None							
Enco	oding:	1110	0101	nnnn	nnnn				
Desc	ription:	If the Overfil program will The 2's com added to the incremented tion, the new PC + 2 + 2r two-cycle in	If the Overflow bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruc- tion, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction.						
Word	ls:	1	1						
Cycle	es:	1(2)	1(2)						
Q C If Ju	ycle Activity: Imp:								
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'n'	Process Data	Wri	te to PC				
	No operation	No operation	No operatior	n op	No eration				
lf No	o Jump:								
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'n'	Process Data	; ор	No eration				
<u>Exan</u>	nple:	HERE	BNOV Ju	ımp					
Before Instructi PC		tion = ad	dress (HE	RE)					
	Aπer Instruction If Overflo PC If Overflo PC	on w = 0; = ad w = 1; = ad	dress (Ju dress (HE	ump) IRE + 2	2)				

BNZ		Branch if Not Zero						
Synta	ax:	[label] BN	Zn					
Oper	ands:	-128 ≤ n ≤ 1	27					
Oper	ation:	if Zero bit is (PC) + 2 + 2	'₀' 2n → PC	;				
Statu	s Affected:	None						
Enco	ding:	1110	0001	nnnr	n nnnn			
Description:		If the Zero b will branch. The 2's corr added to the incremented tion, the new PC + 2 + 2n two-cycle in	If the Zero bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruc- tion, the new address will be PC + 2 + 2n. This instruction is then a					
Word	s:	1						
Cvcle	es:	1(2)						
Q C If Ju	ycle Activity: mp:							
	Q1	Q2	Q3	3	Q4			
	Decode	Read literal 'n'	Proce Data	ess a	Write to PC			
	No operation	No operation	No operat	tion	No operation			
If No	Jump:							
	Q1	Q2	Q3	3	Q4			
	Decode	Read literal 'n'	Proce Data	ess a	No operation			
		<u>.</u>		1	.			
<u>Exan</u>	<u>iple:</u>	HERE	BNZ	Jump				
	Before Instruc PC After Instructio	tion = ad	dress (I	HERE)				
	If Zero PC	= 0; = ad	dress (Jump)				

DEC	FSZ	Decrement	t f, Skip if	0		
Synta	ax:	[label] DI	ECFSZ f	[,d [,a]]		
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Oper	Dperation: $(f) - 1 \rightarrow dest,$ skip if result = 0					
Statu	s Affected:	None				
Enco	ding:	0010	11da	ffff	ffff	
Description: The contents of register 'f' are decremented. If 'd' is '0', the result placed in W. If 'd' is '1', the result placed back in register 'f' (default). If the result is '0', the next instruct which is already fetched is discard and a NOP is executed instead, mait a two-cycle instruction. If 'a' is '0' Access Bank will be selected, overriding the BSR value. If 'a' = 1 then the bank will be selected as pt the BSR value (default). Words: 1 Cycles: 1(2)			result is result is sult is ault). truction scarded d, making is '0', the , a' = 1, d as per			
00	vcle Activity:	by a	a 2-word ii	nstructio	n.	
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proces Data	s V de	Vrite to stination	
lf sł	kip:					
i	Q1	Q2	Q3		Q4	
	No	No	No		No	
lfek	in and followe	d by 2-word in	etruction:		Jeration	
11 51		0.02	03		Q4	
	No	No	No		No	
	operation	operation	operatio	on op	peration	
	No	No	No		No	
	operation	operation	operatio	on op	peration	
<u>Exan</u>	nple:	HERE CONTINUE	DECFS2 GOTO	Z CN LOC	r DP	
	Before Instruc PC After Instructio	etion = Address	S (HERE)			
	CNT If CNT PC If CNT PC	= CNT - = 0; = Address ≠ 0; = Address	1 s (CONTI s (HERE	INUE) + 2)		

DCF	SNZ	Decremen	it f, Skip i	f not 0			
Synta	ax:	[label] D	CFSNZ	f [,d [,a]]		
Oper	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Oper	ation:	(f) – 1 \rightarrow d skip if resu	(f) – 1 → dest, skip if result \neq 0				
Statu	is Affected:	ed: None					
Enco	oding:	0100	11da	ffff	ffff		
Description: The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction which is already fetched i discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Ba will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default)					re e result is result is efault). xt fetched is cuted le ccess Bank he BSR hk will be ue		
Word	ds:	1					
Cycle	es: vcle Activitv:	1(2) Note: 3 o by	cycles if sl a 2-word	kip and instruct	followed ion.		
QU	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Proces Data	ss d	Write to estination		
lf sk	ip:						
	Q1	Q2	Q3		Q4		
	No	No	No		No		
	operation	operation	operati	on	operation		
If SK	ip and followe	d by 2-word ir	nstruction:		0.4		
	Q1	Q2	Q3		Q4		
	NO	N0 operation	N0 operati	on	N0 pperation		
	No	No	No		No		
	operation	operation	operati	on d	operation		
<u>Exan</u>	nple:	HERE ZERO NZERO	DCFSNZ :	TEMP			
	Before Instruc TEMP	tion =	?				
	After Instruction TEMP If TEMP PC If TEMP PC	n = = ≠ =	TEMP 0; Addres 0; Addres	-1, ss (ze: ss (nz:	RO) ERO)		

мον	'LW	Move Lite	ral to W			
Synta	ax:	[label]	MOVLW	k		
Oper	ands:	$0 \le k \le 255$				
Oper	ation:	$k\toW$				
Statu	is Affected:	None				
Enco	oding:	0000 1110 kkkk kkkk				
Desc	ription:	The eight-bit literal 'k' is loaded into W.				
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	Read	Proce	ess	Wr	ite to W
		literal 'k'	Dat	a		
Exan	nple:	MOVLW	0x5A			
	After Instructio	on = 0x5A				

MOVWF	Move W to	f		
Syntax:	[label] M	IOVWF f	[,a]	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	$(W)\tof$			
Status Affected:	None			
Encoding:	0110	111a f	Efff	ffff
Description:	Move data Location 'f' 256-byte ba Bank will be BSR value. be selected (default).	from W to recan be anywank. If 'a' is ' e selected, c If 'a' = 1, th as per the	egister where i '0', the overridi ien the BSR va	fr. n the Access ng the bank will alue
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Process Data	reę	Write gister 'f'
Example:	MOVWF	REG		
Before Instruc	tion			
W REG	= 0x4F = 0xFF			

= =

0x4F 0x4F

After Instruction

W REG

RLNCF	Rotate Lef	t f (no ca	arry)			
Syntax:	[label]	RLNCF	f [,d [,a]]]		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
Operation:	$(f < n >) \rightarrow d$ $(f < 7 >) \rightarrow d$	est <n +="" 1<br="">est<0></n>	l>,			
Status Affected:	N, Z					
Encoding:	0100	01da	ffff	ffff		
	one bit to the left. If 'd' is '0', the result placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If is '0', the Access Bank will be select overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).					
	-	reg	ister f]◀		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read register 'f'	Proce Data	ess V a de	Vrite to stination		
Example:	RLNCF	REG				
Before Instruc REG	ction = 1010	1011				
After Instructi REG	on = 0101	0111				

RRCF	Rotate F	Rotate Right f through Carry						
Syntax:	[label]	[<i>label</i>] RRCF f [,d [,a]]						
Operands:	0 ≤ f ≤ 29 d ∈ [0,1] a ∈ [0,1]	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$						
Operation:	$(f{<}n{>}) extstyle (f{<}0{>}) extstyle (C) o det$	$\begin{array}{l} (f < n >) \rightarrow dest < n - 1 >, \\ (f < 0 >) \rightarrow C, \\ (C) \rightarrow dest < 7 > \end{array}$						
Status Affected:	C, N, Z							
Encoding:	0011	00da ff	ff ffff					
	flag. If 'd If 'd' is '1 register ' Access B overridin then the the BSR	flag. If 'd' is 'o', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default).						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read register 'f	Process	Write to destination					
	register i	Data	destination					
Example:	RRCF	REG, W						
Before Instruc REG C	$\begin{array}{rcl} \text{tion} \\ = & 111 \\ = & 0 \end{array}$	0 0110						
	= 111 = 011:) 0110 1 0011						





Low-Voltage Detect Characteristics			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$						
Param No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions	
D420	Vlvd	LVD Voltage	LVV = 0001	1.96	2.06	2.16	V	$T \ge 25^{\circ}C$	
			LVV = 0010	2.16	2.27	2.38	V	$T \ge 25^{\circ}C$	
			LVV = 0011	2.35	2.47	2.59	V	$T \ge 25^{\circ}C$	
			LVV = 0100	2.43	2.58	2.69	V		
			LVV = 0101	2.64	2.78	2.92	V		
			LVV = 0110	2.75	2.89	3.03	V		
			LVV = 0111	2.95	3.1	3.26	V		
			LVV = 1000	3.24	3.41	3.58	V		
			LVV = 1001	3.43	3.61	3.79	V		
			LVV = 1010	3.53	3.72	3.91	V		
			LVV = 1011	3.72	3.92	4.12	V		
			LVV = 1100	3.92	4.13	4.34	V		
			LVV = 1101	4.07	4.33	4.59	V		
			LVV = 1110	4.36	4.64	4.92	V		

TABLE 27-1: LOW-VOLTAGE DETECT CHARACTERISTICS