



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	22
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf258t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





### FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1



## FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2









### EXAMPLE 4-2: INSTRUCTION PIPELINE FLOW

	TCY0	Tcy1	TCY2	TCY3	TCY4	TCY5			
1. MOVLW 55h	Fetch 1	Execute 1		_					
2. MOVWF PORTB		Fetch 2	Execute 2		_				
3. BRA SUB_1			Fetch 3	Execute 3					
4. BSF PORTA, BIT3 (	Forced NOP)			Fetch 4	Flush				
5. Instruction @ addre	ss SUB_1				Fetch SUB_1	Execute SUB_1			
Note:       All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.									

#### EXAMPLE 4-3: INSTRUCTIONS IN PROGRAM MEMORY

Instruction	Opcode	Memory	Address
—			000007h
MOVLW 055h	0E55h	55h	000008h
		0Eh	000009h
GOTO 000006h	0EF03h, 0F000h	03h	00000Ah
		0EFh	00000Bh
		00h	00000Ch
		0F0h	00000Dh
MOVFF 123h, 456h	0C123h, 0F456h	23h	00000Eh
		0C1h	00000Fh
		56h	000010h
		0F4h	000011h
			000012h

## 4.10 Access Bank

The Access Bank is an architectural enhancement that is very useful for C compiler code optimization. The techniques used by the C compiler are also useful for programs written in assembly.

This data memory region can be used for:

- · Intermediate computational values
- · Local variables of subroutines
- · Faster context saving/switching of variables
- · Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the upper 160 bytes in Bank 15 (SFRs) and the lower 96 bytes in Bank 0. These two sections will be referred to as Access Bank High and Access Bank Low, respectively. Figure 4-6 indicates the Access Bank areas.

A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank.

When forced in the Access Bank (a = 0), the last address in Access Bank Low is followed by the first address in Access Bank High. Access Bank High maps most of the Special Function Registers so that these registers can be accessed without any software overhead.

## 4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's and writes will have no effect.

A MOVLB instruction has been provided in the instruction set to assist in selecting banks.

If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The Status register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR since the 12-bit addresses are embedded into the instruction word.

Section 4.12 "Indirect Addressing, INDF and FSR Registers" provides a description of indirect addressing, which allows linear addressing of the entire RAM space.



#### \_\_\_\_\_

FIGURE 4-7: DIRECT ADDRESSING

## 14.2 Timer1 Oscillator

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN bit (T1CON register). The oscillator is a low-power oscillator rated up to 50 kHz. Refer to **Section 12.0 "Timer1 Module**" for Timer1 oscillator details.

### 14.3 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to 0FFFFh and rolls over to 0000h. The TMR3 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR3IF (PIR registers). This interrupt can be enabled/disabled by setting/ clearing TMR3 Interrupt Enable bit, TMR3IE (PIE registers).

### 14.4 Resetting Timer3 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3.

Note:	The special event triggers from the CCI	Р
	module will not set interrupt flag b	it
	TMR3IF (PIR registers).	

Timer3 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer3 is running in Asynchronous Counter mode, this Reset operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer3. Refer to **Section 15.0** "**Capture/Compare/PWM (CCP) Modules**" for CCP details.

TABLE 14-1:	<b>REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER</b>

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,	e on BOR	Valu all o Res	e on ther sets
INTCON	GIE/ GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	0000	000x	0000	000u
PIR2	_	CMIF	_	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF	- 0 - 0	0000	- 0 - 0	0000
PIE2	—	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE	- 0 - 0	0000	- 0 - 0	0000
IPR2	—	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP	-1-1	1111	-1-1	1111
TMR3L	Holding Reg	gister for the l	_east Signifi	icant Byte o	f the 16-bit T	MR3 Regis	ster		xxxx	xxxx	uuuu	uuuu
TMR3H	Holding Register for the Most Significant Byte of the 16-bit TMR3 Register								xxxx	xxxx	uuuu	uuuu
T1CON	RD16	-	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0-00	0000	u-uu	uuuu
T3CON	RD16	T3ECCP1	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000	0000	uuuu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

#### SSPSTAT: MSSP STATUS REGISTER (I<sup>2</sup>C MODE) REGISTER 17-3: R/W-0 R-0 R/W-0 R-0 R-0 R-0 R-0 R-0 SMP CKE D/A Ρ S R/W UA ΒF bit 7 bit 0 bit 7 SMP: Slew Rate Control bit In Master or Slave mode: 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control enabled for High-Speed mode (400 kHz) bit 6 CKE: SMBus Select bit In Master or Slave mode: 1 = Enable SMBus specific inputs 0 = Disable SMBus specific inputs D/A: Data/Address bit bit 5 In Master mode: Reserved. In Slave mode: 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address bit 4 P: Stop bit 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last This bit is cleared on Reset and when SSPEN is cleared. Note: bit 3 S: Start bit 1 = Indicates that a Start bit has been detected last 0 = Start bit was not detected last Note: This bit is cleared on Reset and when SSPEN is cleared. R/W: Read/Write Information bit (I<sup>2</sup>C mode only) bit 2 In Slave mode: 1 = Read0 = Write Note: This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not ACK bit. In Master mode: 1 = Transmit is in progress 0 = Transmit is not in progress ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is Note: in Idle mode. bit 1 **UA:** Update Address bit (10-bit Slave mode only) 1 = Indicates that the user needs to update the address in the SSPADD register 0 = Address does not need to be updated bit 0 BF: Buffer Full Status bit In Transmit mode: 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty In Receive mode: 1 = Data transmit in progress (does not include the ACK and Stop bits), SSPBUF is full 0 = Data transmit complete (does not include the ACK and Stop bits), SSPBUF is empty I egend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown





© 2006 Microchip Technology Inc.

### 17.4.9 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2 < 1 >) is programmed high and the I<sup>2</sup>C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - 2: A bus collision during the Repeated Start condition occurs if:
    - SDA is sampled low when SCL goes from low-to-high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

#### 17.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

**Note:** Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

## FIGURE 17-20: REPEATED START CONDITION WAVEFORM



BAUD	Fosc =	40 MHz	SPBRG	33	MHz	SPBRG	25	MHz	SPBRG	20	ИНz	SPBRG
(Kbps)	KBAUD	% ERROR	value (decimal)									
0.3	NA	-	-									
1.2	NA	-	-									
2.4	NA	-	-	2.40	-0.07	214	2.40	-0.15	162	2.40	+0.16	129
9.6	9.62	+0.16	64	9.55	-0.54	53	9.53	-0.76	40	9.47	-1.36	32
19.2	18.94	-1.36	32	19.10	-0.54	26	19.53	+1.73	19	19.53	+1.73	15
76.8	78.13	+1.73	7	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3
96	89.29	-6.99	6	103.13	+7.42	4	97.66	+1.73	3	104.17	+8.51	2
300	312.50	+4.17	1	257.81	-14.06	1	NA	-	-	312.50	+4.17	0
500	625	+25.00	0	NA	-	-	NA	-	-	NA	-	-
HIGH	625	-	0	515.63	-	0	390.63	-	0	312.50	-	0
LOW	2.44	-	255	2.01	-	255	1.53	-	255	1.22	-	255
BAUD	Fosc =	16 MHz	SPBRG	10	MHz	SPBRG	7.1590	09 MHz	SPBRG	5.068	B MHz	SPBRG
RATE		%	value									
(Kbps)	KBAUD	ERROR	(decimal)									
0.3	NA	-	-									
1.2	1.20	+0.16	207	1.20	+0.16	129	1.20	+0.23	92	1.20	0	65
2.4	2.40	+0.16	103	2.40	+0.16	64	2.38	-0.83	46	2.40	0	32
9.6	9.62	+0.16	25	9.77	+1.73	15	9.32	-2.90	11	9.90	+3.13	7
19.2	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5	19.80	+3.13	3
76.8	83.33	+8.51	2	78.13	+1.73	1	111.86	+45.65	0	79.20	+3.13	0
96	83.33	-13.19	2	78.13	-18.62	1	NA	-	-	NA	-	-
300	250	-16.67	0	156.25	-47.92	0	NA	-	-	NA	-	-
500	NA	-	-									
HIGH	250	-	0	156.25	-	0	111.86	-	0	79.20	-	0
LOW	0.98	-	255	0.61	-	255	0.44	-	255	0.31	-	255
BAUD	Fosc	= 4 MHz	CDBDC	3.5795	545 MHz	CDBDC	1	MHz	CDDDC	32.76	8 kHz	CDDDC
RATE		0/	value		0/	value		0/	value		9/	value
(Kbps)	KBAUD	ERROR	(decimal)									
0.3	0.30	-0.16	207	0.30	+0.23	185	0.30	+0.16	51	0.26	-14.67	1
1.2	1.20	+1.67	51	1.19	-0.83	46	1.20	+0.16	12	NA	-	-
2.4	2.40	+1.67	25	2.43	+1.32	22	2.23	-6.99	6	NA	-	-
9.6	8.93	-6.99	6	9.32	-2.90	5	7.81	-18.62	1	NA	-	-
19.2	20.83	+8.51	2	18.64	-2.90	2	15.63	-18.62	0	NA	-	-
76.8	62.50	-18.62	0	55.93	-27.17	0	NA	-	-	NA	-	-
96	NA	-	-									
300	NA	-	-									
500	NA	-	-									

0

255

15.63

0.06

-

-

-

-

0

255

0.51

0.002

**BAUD BATES FOR ASYNCHRONOUS MODE (BRGH = 0) TABLE 18-4**:

0

255

55.93

0.22

-

-

HIGH

LOW

62.50

0.24

0

255

\_





TABLE 18-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	<b>INTOIE</b>	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000u
RCREG	USART Receive Register									0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	G Baud Rate Generator Register									0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

## 18.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in that the shift clock is supplied externally at the RC6/ TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in Sleep mode. Slave mode is entered by clearing bit CSRC (TXSTA register).

#### 18.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

#### 18.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the Sleep mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during Sleep. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

Steps to follow when setting up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.

#### REGISTER 24-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
_	—	_	—	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

bit 7-4 Unimplemented: Read as '0'

#### bit 3-1 WDTPS2:WDTPS0: Watchdog Timer Postscale Select bits

- 111 **= 1:128**
- 110 **= 1:64**
- 101 **= 1:32**
- 100 = 1:16
- 011 **= 1:8**
- 010 = **1**:4
- 001 = 1:2
- 000 = 1:1
  - **Note:** The Watchdog Timer postscale select bits configuration used in the PIC18FXXX devices has changed from the configuration used in the PIC18CXXX devices.

#### bit 0 WDTEN: Watchdog Timer Enable bit

- 1 = WDT enabled
- 0 = WDT disabled (control is placed on the SWDTEN bit)

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device	is unprogrammed	u = Unchanged from programmed state

#### REGISTER 24-4: CONFIGUL: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

-n = Value when device is unprogrammed

	R/P-1	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1		
	DEBUG	_	_	_	_	LVP	_	STVREN		
	bit 7							bit 0		
bit 7	<b>DEBUG:</b> B 1 = Backgr 0 = Backgr	Background D round Debugg round Debugg	ebugger Er ger disableo ger enableo	nable bit d. RB6 and I I. RB6 and F	RB7 configu RB7 are ded	red as gen icated to Ir	eral purpose n-Circuit Debi	I/O pins. ug.		
bit 6-3	Unimplemented: Read as '0'									
bit 2	LVP: Low-	Voltage ICSP	Enable bit							
	1 = Low-Vo 0 = Low-Vo	oltage ICSP e oltage ICSP c	enabled lisabled							
bit 1	Unimplem	ented: Read	<b>as</b> '0'							
bit 0	STVREN:	Stack Full/Un	derflow Re	set Enable b	bit					
	1 = Stack Full/Underflow will not cause Reset 0 = Stack Full/Underflow will not cause Reset									
	Legend:									
	R = Reada	ble bit	C = Cleara	able bit	U = Unin	nplemented	d bit, read as	'0'		

u = Unchanged from programmed state

## TABLE 25-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit:
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
d	Destination select bit:
	d = 0: store result in file register f
dest	Destination either the WREG register or the specified register file location
f	8-bit register file address (0x00 to 0xFF).
fs	12-bit register file address (0x000 to 0xFFF). This is the source address.
fd	12-bit register file address (0x000 to 0xFFF). This is the destination address.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions.
	Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
* _	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for
	Call/Branch and Return instructions.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
s	Fast Call/Return mode select bit:
	s = 0. do not update into/from shadow registers s = 1; certain registers loaded into/from shadow registers (Fast mode)
u	Unused or unchanged.
WREG	Working register (accumulator).
x	Don't care (0 or 1).
	The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all
	Microchip software tools.
TBLPTR	21-bit Table Pointer (points to a program memory location).
TABLAT	8-bit Table Latch.
TOS	Top-of-Stack.
PC	Program Counter
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
GIE	Global Interrupt Enable bit.
WDT	Watchdog Timer.
TO	Time-out bit.
PD	Power-Down bit.
C, DC, Z, OV, N	ALU status bits: Carry, Digit Carry, Zero, Overflow, Negative.
	Optional.
( )	Contents.
$\rightarrow$	Assigned to.
< >	Register bit field.
E	In the set of.
italics	User defined term (font is courier).

DEC	FSZ	Decrement	Decrement f, Skip if 0				
Synta	ax:	[label] DI	[label] DECFSZ f[,d[,a]]				
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Oper	ation:	(f) – 1 $\rightarrow$ de skip if resul	est, t = 0				
Statu	s Affected:	None					
Enco	ding:	0010	11da	ffff	ffff		
Description:       The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction which is already fetched is discarded and a NOP is executed instead, makin it a two-cycle instruction. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).         Words:       1         Cycles:       1(2)					result is result is sult is ault). truction scarded d, making is '0', the , a' = 1, d as per		
00	vcle Activity:	by a	a 2-word i	instructio	n.		
	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Proces Data	ss V de	Vrite to stination		
lf sk	kip:						
i	Q1	Q2	Q3		Q4		
	No	No	No		No		
lfek	operation in and followe	d by 2-word in	etruction:		Jeration		
11 51	01	0.02	03. 03		04		
	No	No	No		No		
	operation	operation	operatio	on op	peration		
	No	No	No		No		
	operation	operation	operatio	on op	peration		
<u>Example:</u>		HERE CONTINUE	DECFS GOTO	Z CN LOC	r DP		
	Before Instruc PC After Instructio	etion = Address	<b>s</b> (HERE	)			
	CNT If CNT PC If CNT PC	= CNT - = 0; = Address ≠ 0; = Address	1 s (CONT) s (HERE	INUE) + 2)			

DCFSNZ Decrement f, Skip if not 0							
Synta	ax:	[label] D	[ label ] DCFSNZ f [,d [,a]]				
Oper	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	i .				
Oper	ation:	(f) – 1 $\rightarrow$ d skip if resu	est, Ilt≠ 0				
Statu	is Affected:	None					
Enco	oding:	0100	11da	ffff	ffff		
Description: The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction which is already fetched i discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is '0', the Access Ba will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				re result is estult is efault). kt ecched is cuted e eccess Bank he BSR hk will be ue			
Word	ds:	1					
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					followed ion.		
QU	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Proces Data	ss de	Write to estination		
lf sk	ip:						
	Q1	Q2	Q3		Q4		
	No	No	No		No		
	operation	operation	operati	on c	peration		
If SK	ip and followe	d by 2-word ir	nstruction:		0.1		
	Q1	Q2	Q3		Q4		
	NO	N0 operation	N0 operati	on	N0 peration		
	No	No	No		No		
	operation	operation	operati	on c	peration		
<u>Exan</u>	nple:	HERE ZERO NZERO	DCFSNZ :	TEMP			
	Before Instruc TEMP	tion =	?				
	TEMP If TEMP PC If TEMP PC	лп = = ≠ =	TEMP 0; Addre: 0; Addre:	-1, ss (zeb ss (nzb	RO) ERO)		

LFSI	R	Load FSR			MOVF	Move	e f			
Synta	ax:	[label] LF	-SR f,k		Syntax:	[ labe	e/] MOVF	f [,d [,a]]	]	
Oper	rands:	$0 \le f \le 2$ $0 \le k \le 4095$	5		Operands	$\begin{array}{c} \vdots \\ d \in [0] \\ 0 \in [0] \end{array}$	≤ 255 ),1]			
Oper	ration:	$k\toFSRf$			<b>o</b>	a ∈ [0	J, I]			
Statu	is Affected:	None			Operation	: $f \rightarrow d$	est			
Enco	oding:	1110 1111	1110 00 0000 k <sub>7</sub> }	ff k <sub>11</sub> kkk kkk kkkk	Status Affe Encoding:	ected: N, Z	01 00da	fff	f ffff	
Description:		The 12-bit literal 'k' is loaded into the file select register pointed to by 'f'.		Descriptio	n: The c a des	The contents of register 'f' are moved a destination dependent upon the				
Word	ds:	2				status	s of 'd'. If 'd' i d in W. If 'd'	s '0', the	result is	
Cycle	es:	2				place	d hack in reg	jis ⊥, trie gister 'f' (	default).	
QC	ycle Activity:					Locat	tion 'f' can be	anywhe	re in the	
	Q1	Q2	Q3	Q4	Q4	256-t Book	256-byte bank. If 'a' is '0', the Access			
	Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSBfH		Bank will be selected, overhaling the BSR value. If 'a' = 1, then the bank be selected as per the BSR value (default).			the bank will R value	
	Decode	Read literal	Process	Write literal	Words:	1				
		'k' LSB	Data	'k' to FSRfL	Cycles:	1				
					Q Cycle A	Activity:				
Exar	nple:	LFSR 2,	0x3AB			Q1 Q	2 (	23	Q4	
	After Instruction FSR2H	on = 0x - 0x	03		De	ecode Rea regist	ad Pro er 'f' D	cess ata	Write W	
	I GHZL	_ 0x			Example:	MOVI	F REG, W	T		

Before Instruction REG W	=	0x22 0xFF
After Instruction		
REG W	= =	0x22 0x22

POP	)	Pop Top of	i Return	Stack	Ĩ			
Synt	ax:	[label] P	OP					
Ope	rands:	None	None					
Ope	ration:	(TOS) $ ightarrow$ bi	t bucket					
Statu	us Affected:	None						
Encoding:		0000	0000	000	0	0110		
Desc	cription:	The TOS va stack and is then becom was pushed This instruc- the user to stack to inc	The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.					
Word	ds:	1	1					
Cycl	es:	1	1					
QC	ycle Activity:							
	Q1	Q2	Q	3		Q4		
	Decode	No operation	POP TOS value		ор	No peration		
<u>Exar</u>	nple:	POP GOTO	NEW					
Before Instructi TOS Stack (1 le		tion level down)	= =	0x003 <sup>.</sup> 0x0143	1 A 2 332			
	After Instructio TOS PC	n	= =	0x014: NEW	332			

PUS	н	Push Top o	Push Top of Return Stack				
Synt	ax:	[label] Pl	USH				
Oper	rands:	None	None				
Oper	ration:	$(PC + 2) \rightarrow$	TOS				
Statu	is Affected:	None					
Enco	oding:	0000	0000	0000	0101		
Desc	cription:	The PC + 2 the return st value is pus This instruc implement a modifying T the return st	The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows the user to implement a software stack by modifying TOS and then pushing it onto the return stack.				
Word	ds:	1	1				
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	PUSH PC + 2 onto return stack	No opera	o tion	No operation		
<u>Exar</u>	nple:	PUSH					
	Before Instru TOS PC	uction	= (	0x00345 0x00012	5A 24		
	After Instruction PC TOS Stack (1 level down)			0x00012 0x00012 0x00345	26 26 5A		

RCA	RCALL Relative Call					
Synta	ax:	[ <i>label</i> ] RCALL n				
Oper	ands:	-1024 ≤ n ≤	1023			
Oper	ation:	(PC) + 2 → (PC) + 2 +	TOS, $2n \rightarrow PC$	)		
Statu	is Affected:	None				
Enco	oding:	1101	1nnn	nnnr	ı nnnn	
Desc	Description: Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.					
Word	ls:	1	1			
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	C	23	Q4	
	Decode	Read literal 'r Push PC to stack	i' Proc Da	cess ata	Write to PC	
	No operation	No operation	N opera	o ation	No operation	

RES	ET	Reset					
Synta	ax:	[label] F	RESET				
Oper	ands:	None					
Oper	ation:	Reset all re affected by	Reset all registers and flags that are affected by a MCLR Reset.				
Statu	s Affected:	All					
Enco	ding:	0000	0000	1111	1111		
Desc	ription:	This instrue execute a	This instruction provides a way to execute a MCLR Reset in software.				
Word	ls:	1	1				
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Start	No		No		
		Reset	operat	ion o	peration		
Exan	nple:	RESET					

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

Example:

HERE RCALL Jump

**Before Instruction** 

PC = Address (HERE)

After Instruction

PC = Address (Jump) TOS = Address (HERE + 2)





#### FIGURE 27-9: BROWN-OUT RESET AND LOW-VOLTAGE DETECT TIMING



## TABLE 27-9:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,<br/>BROWN-OUT RESET AND LOW-VOLTAGE DETECT REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2			μs	
31	Twdt	Watchdog Timer Time-out Period (no prescaler)	7	18	33	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc		1024 Tosc		Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	28	72	132	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_	2	_	μs	
35	TBOR	Brown-out Reset Pulse Width	200		—	μs	For VDD $\leq$ BVDD (see D005)
36	TIRVST	Time for Internal Reference Voltage to become stable	_	20	50	μs	
37	TLVD	Low-Voltage Detect Pulse Width	200		_	μs	For VDD $\leq$ VLVD (see D420)

© 2006 Microchip Technology Inc.

NOTES: