



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	33
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf458t-i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



#### FIGURE 4-6: DATA MEMORY MAP FOR PIC18F258/458

ER 8-9:	PIE3: PER	IPHERAL	INTERRU	PT ENABL	E REGIST	ER 3		
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE	TXB0IE	RXB1IE	RXB0IE
	bit 7							bit 0
bit 7	IRXIE: Inva	alid CAN Me	ssage Rece	ived Interrup	ot Enable bit	t		
				age received age receive				
bit 6	WAKIE: Bu	us Activity W	lake-up Inte	rrupt Enable	bit			
			tivity wake- ctivity wake-	up interrupt up interrupt				
bit 5	ERRIE: CA	N bus Erroi	r Interrupt Ei	nable bit				
			ous error inte	•				
bit 4	TXB2IE: T	ransmit Buff	er 2 Interrup	t Enable bit				
			nit Buffer 2 i mit Buffer 2					
bit 3	TXB1IE: T	ransmit Buff	er 1 Interrup	t Enable bit				
			nit Buffer 1 i mit Buffer 1					
bit 2	TXB0IE: T	ransmit Buff	er 0 Interrup	t Enable bit				
			nit Buffer 0 i mit Buffer 0					
bit 1	RXB1IE: R	leceive Buffe	er 1 Interrup	t Enable bit				
			/e Buffer 1 i ve Buffer 1 i	•				
bit 0	RXB0IE: R	leceive Buffe	er 0 Interrup	t Enable bit				
			ve Buffer 0 ii ve Buffer 0 i	•				
	Legend:							
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as '	0'

## REGISTER 8-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

Logonan			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Name	Bit#	Buffer	Function
RA0/AN0/CVREF	bit 0	TTL	Input/output, analog input or analog comparator voltage reference output.
RA1/AN1	bit 1	TTL	Input/output or analog input.
RA2/AN2/VREF-	bit 2	TTL	Input/output, analog input or VREF
RA3/AN3/VREF+	bit 3	TTL	Input/output, analog input or VREF+.
RA4/T0CKI	bit 4	ST/OD	Input/output, external clock input for Timer0, output is open-drain type.
RA5/AN4/SS/LVDIN	bit 5	TTL	Input/output, analog input, slave select input for synchronous serial port or Low-Voltage Detect input.
OSC2/CLKO/RA6	bit 6	TTL	Oscillator clock output or input/output.

### TABLE 9-1: PORTA FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input, OD = Open-Drain

#### TABLE 9-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTA		RA6	RA5	RA4	RA3	RA2	RA1	RA0	-00x 0000	-uuu uuuu
LATA		Latch A	Data Out	out Regist	er				-xxx xxxx	-uuu uuuu
TRISA		PORTA	PORTA Data Direction Register							-111 1111
ADCON1	ADFM	ADCS2	_		PCFG3	PCFG2	PCFG1	PCFG0	00 0000	uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit 0	ST	Input/output port pin, Timer1 oscillator output or Timer1/Timer3 clock input.
RC1/T1OSI	bit 1	ST	Input/output port pin or Timer1 oscillator input.
RC2/CCP1	bit 2	ST	Input/output port pin or Capture 1 input/Compare 1 output/ PWM1 output.
RC3/SCK/SCL	bit 3	ST	Input/output port pin or synchronous serial clock for SPI™/I <sup>2</sup> C™.
RC4/SDI/SDA	bit 4	ST	Input/output port pin or SPI data in (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	bit 5	ST	Input/output port pin or synchronous serial port data output.
RC6/TX/CK	bit 6	ST	Input/output port pin, addressable USART asynchronous transmit or addressable USART synchronous clock.
RC7/RX/DT	bit 7	ST	Input/output port pin, addressable USART asynchronous receive or addressable USART synchronous data.

#### TABLE 9-5: PORTC FUNCTIONS

**Legend:** ST = Schmitt Trigger input

#### TABLE 9-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
LATC	LATC D	LATC Data Output Register xxxx uuuu u								
TRISC	PORTC	Data Dire	ection Reg	ister					1111 1111	1111 1111

**Legend:** x = unknown, u = unchanged

### 15.4 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.

Figure 15-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 15.4.3** "Setup for PWM Operation".

#### FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 15-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

#### FIGURE 15-4: PWM OUTPUT



#### 15.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula.


#### EQUATION 15-1:

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H



#### 15.4.2 PWM DUTY CYCLE


The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time.

#### **EQUATION 15-2:**

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.



## 17.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.


If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 17-29). If SDA is sampled high, the BRG is reloaded and begins

counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (Figure 17-30).

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.





#### FIGURE 17-30: BUS COLLISION DURING A REPEATED START CONDITION (CASE 2)



TER 18-2:	RCSTA: R	ECEIVE S	TATUS AN	ID CONTR	OL REGIS	TER				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x		
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D		
	bit 7							bit 0		
bit 7	SPEN: Seri	ial Port Ena	ole bit							
		ort enabled		RX/DT and	TX/CK pins	as serial po	rt pins)			
bit 6	<b>RX9</b> : 9-bit F	Receive Ena	uble bit							
		9-bit recept 8-bit recept								
bit 5	SREN: Sing	gle Receive	Enable bit							
	<u>Asynchronc</u> Don't care.	ous mode:								
	1 = Enables	<u>us mode – N</u> s single rece s single rec	eive	is cleared a	fter receptio	n is comple	te)			
	<u>Synchronou</u> Unused in t	<u>us mode – S</u> his mode.	<u>lave:</u>							
bit 4	CREN: Cor	ntinuous Re	ceive Enable	e bit						
	Asynchronous mode: 1 = Enables continuous receive 0 = Disables continuous receive									
				til enable bit	CREN is cle	eared (CRE	N overrides S	SREN)		
bit 3	ADDEN: Ad	ddress Dete	ct Enable bi	t						
	Asynchrono	ous mode 9-	bit (RX9 = 1	<u>.):</u>						
	is set				-		ve buffer whe n be used as			
bit 2		ning Error b		bytes are n				parity bit		
DIL Z		g error (can		by reading l	RCREG regi	ster and rec	eive next va	lid byte)		
bit 1		errun Error b	oit							
bit i		n error (can	be cleared t	by clearing b	it CREN)					
bit 0		bit of Receiv	ved Data							
2			it or a parity	bit.						
	Legend:									
	R = Reada	ble bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'		
	1									

'1' = Bit is set

#### REGISTER 18-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

-n = Value at POR

'0' = Bit is cleared x = Bit is unknown

## EXAMPLE 19-1: WIN AND ICODE BITS USAGE IN INTERRUPT SERVICE ROUTINE TO ACCESS TX/RX BUFFERS

; Save	application required context.						
; Poll	interrupt flags and determine	source of interrupt					
; This was found to be CAN interrupt							
; Temp	CANCON and TempCANSTAT are var:	iables defined in Access Bank low					
MOVFF	CANCON, TempCANCON	; Save CANCON.WIN bits ; This is required to prevent CANCON ; from corrupting CAN buffer access ; in-progress while this interrupt ; occurred					
MOVFF	CANSTAT, TempCANSTAT	; Save CANSTAT register ; This is required to make sure that ; we use same CANSTAT value rather ; than one changed by another CAN ; interrupt.					
MOVF	TempCANSTAT, W b'00001110'	; Retrieve ICODE bits					
	PCL, F	; Perform computed GOTO ; to corresponding interrupt cause					
BRA	TXB2Interrupt TXB1Interrupt TXB0Interrupt RXB1Interrupt	<pre>; 000 = No interrupt ; 001 = Error interrupt ; 010 = TXB2 interrupt ; 011 = TXB1 interrupt ; 100 = TXB0 interrupt ; 101 = RXB1 interrupt ; 110 = RXB0 interrupt ; 111 = Wake-up on interrupt</pre>					
WakeupInte	rrupt						
BCF	PIR3, WAKIF	; Clear the interrupt flag					
; ;	code to handle wake-up proced inue checking for other interro						
	-	; PC should never vector here. User may					
		; place a trap such as infinite loop or pin/port ; indication to catch this error.					
ErrorInter BCF  RETFIE	PIR3, ERRIF	; Clear the interrupt flag ; Handle error.					
TXB2Interr BCF GOTO	upt PIR3, TXB2IF AccessBuffer	; Clear the interrupt flag					
TXB1Interr BCF GOTO	upt PIR3, TXB1IF AccessBuffer	; Clear the interrupt flag					
TXB0Interr BCF GOTO	upt PIR3, TXB0IF AccessBuffer	; Clear the interrupt flag					
RXB1Interr BCF GOTO	upt PIR3, RXB1IF Accessbuffer	; Clear the interrupt flag					

## 20.0 COMPATIBLE 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has five inputs for the PIC18F2X8 devices and eight for the PIC18F4X8 devices. This module has the ADCON0 and ADCON1 register definitions that are compatible with the PICmicro<sup>®</sup> mid-range A/D module.

The A/D allows conversion of an analog input signal to a corresponding 10-bit digital number.

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 20-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 20-2, configures the functions of the port pins.

#### REGISTER 20-1: ADCON0: A/D CONTROL REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON
bit 7							bit 0

#### bit 7-6 ADCS1: ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in bold)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

#### bit 5-3 CHS2:CHS0: Analog Channel Select bits

- 000 = Channel 0 (AN0)
- 001 = Channel 1 (AN1)
- 010 = Channel 2 (AN2)
- 011 = Channel 3 (AN3)
- 100 = Channel 4 (AN4)
- 101 = Channel 5 (AN5)<sup>(1)</sup>
- 110 = Channel 6 (AN6)<sup>(1)</sup>
- 111 = Channel 7 (AN7)<sup>(1)</sup>
  - Note 1: These channels are unimplemented on PIC18F2X8 (28-pin) devices. Do not select any unimplemented channel.
- bit 2 GO/DONE: A/D Conversion Status bit

When ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress
- bit 1 Unimplemented: Read as '0'
- bit 0 ADON: A/D On bit
  - 1 = A/D converter module is powered up
  - 0 = A/D converter module is shut-off and consumes no operating current

Legend:				
R = Reada	able bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The value that is in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 20.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
  - Configure analog pins, voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - · Clear ADIF bit
  - Set ADIE bit
  - Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared
  - OR
  - Waiting for the A/D interrupt


#### Read A/D Result registers (ADRESH/ADRESL); clear bit ADIF if required.

7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.

### 20.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 20-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.



## FIGURE 20-2: ANALOG INPUT MODEL

## 23.1 Control Register

The Low-Voltage Detect Control register controls the operation of the Low Voltage Detect circuitry.

TER 23-1:	LVDCON:	LOW-VOL	TAGE DET	ECT CON	FROL REG	ISTER		
	U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
	_	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
	bit 7							bit 0
bit 7-6	•	ented: Rea						
bit 5	1 = Indicat voltage 0 = Indicat	tes that the e range tes that the	Low-Voltage Low-Voltag	Stable Flag Detect logic e Detect log e LVD interru	will generate gic will not g	generate the	e interrupt	•
bit 4	1 = Enable	s LVD, pow	Detect Powe ers up LVD o vers down LV	circuit				
bit 3-0	1111 = Ex 1110 = 4.4 1101 = 4.1 1100 = 3.9		g input is use 3V max. V max. V max.	tion Limit bit ed (input cor		LVDIN pin)		

## REGISTER 23-1: LVDCON: LOW-VOLTAGE DETECT CONTROL REGISTER

- 1010 = 3.57V min.-3.87V max.
- 1001 = 3.47V min.-3.75V max.
- 1000 = 3.27V min.-3.55V max.
- 0111 = 2.98V min.-3.22V max.
- 0110 = 2.77V min.-3.01V max.
- 0101 = 2.67V min.-2.89V max.
- 0100 = 2.48V min.-2.68V max.
- 0011 = 2.37V min.-2.57V max.
- 0010 = 2.18V min.-2.36V max.
- 0001 = 1.98V min.-2.14V max.
- 0000 = Reserved
  - **Note:** LVDL3:LVDL0 modes, which result in a trip point below the valid operating voltage of the device, are not tested.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### **GENERAL FORMAT FOR INSTRUCTIONS** FIGURE 25-1: Byte-oriented file register operations **Example Instruction** 10 9 8 7 15 0 OPCODE f (FILE #) ADDWF MYREG, W, B d а d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Byte to Byte move operations (2-word) 15 12 11 0 OPCODE f (Source FILE #) MOVFF MYREG1, MYREG2 15 12 11 0 f (Destination FILE #) 1111 f = 12-bit file register address Bit-oriented file register operations 15 12 11 987 0 OPCODE b (BIT #) f (FILE #) а BSF MYREG, bit, B b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Literal operations 15 8 7 0 OPCODE k (literal) MOVLW 0x7F k = 8-bit immediate value **Control** operations CALL, GOTO and Branch operations 15 8 7 0 OPCODE n<7:0> (literal) GOTO Label 15 12 11 0 1111 n<19:8> (literal) n = 20-bit immediate value 15 8 7 0 CALL MYFUNC OPCODE S n<7:0> (literal) 15 12 11 0 n<19:8> (literal) S = Fast bit 15 11 10 0 OPCODE BRA MYFUNC n<10:0> (literal) 15 8 7 0 OPCODE n<7:0> (literal) BC MYFUNC

NEGF	Negate f					
Syntax:	[label] N	IEGF f	[,a]			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in \ [0,1] \end{array}$					
Operation:	$(\overline{f}) + 1 \rightarrow 1$	f				
Status Affected:	N, OV, C, E	DC, Z				
Encoding:	0110	110a	ffff	ffff		
Description:	data memo Access Bar overriding t the bank w	complement. The result is placed in th data memory location 'f'. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, the the bank will be selected as per the BSR value.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read register 'f'	Proce Data		Write gister 'f'		
Example:	NEGF	REG, 1				
Before Instruc REG After Instructic REG	= 0011	1010 <b>[0</b> 0110 <b>[0</b>	x3A] )xC6]			

NOP		No Opera	tion			
Synta	ax:	[ label ]	NOP			
Oper	ands:	None				
Oper	ation:	No operat	ion			
Statu	s Affected:	None				
Enco	ding:	0000 1111	0000 xxxx	000 xxx		0000 xxxx
Desc	ription:	No operat	ion.			
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	No operation	No operat		ор	No peration

Example:

None.

## 26.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

### 26.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

## 26.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

## 26.23 PICkit<sup>™</sup> 1 Flash Starter Kit

A complete "development system in a box", the PICkit<sup>™</sup> Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC<sup>®</sup> microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB<sup>®</sup> IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC<sup>®</sup> Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

### 26.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.


## 26.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA<sup>®</sup> development kit
- microID development and rfLab<sup>™</sup> development software
- SEEVAL<sup>®</sup> designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits.






Low-Vol	tage Dete	ct Characteristics	Standard Opera Operating tempe	erature -4		≤ +85°C	for indus	strial
Param No.	Symbol	Characteristi	c	Min	Тур	Max	Units	Conditions
D420	Vlvd	LVD Voltage	LVV = 0001	1.96	2.06	2.16	V	$T \ge 25^{\circ}C$
			LVV = 0010	2.16	2.27	2.38	V	T ≥ 25°C
			LVV = 0011	2.35	2.47	2.59	V	$T \ge 25^{\circ}C$
			LVV = 0100	2.43	2.58	2.69	V	
			LVV = 0101	2.64	2.78	2.92	V	
			LVV = 0110	2.75	2.89	3.03	V	
			LVV = 0111	2.95	3.1	3.26	V	
			LVV = 1000	3.24	3.41	3.58	V	
			LVV = 1001	3.43	3.61	3.79	V	
			LVV = 1010	3.53	3.72	3.91	V	
			LVV = 1011	3.72	3.92	4.12	V	
			LVV = 1100	3.92	4.13	4.34	V	
			LVV = 1101	4.07	4.33	4.59	V	
			LVV = 1110	4.36	4.64	4.92	V	

#### TABLE 27-1: LOW-VOLTAGE DETECT CHARACTERISTICS

#### 27.3.3 TIMING DIAGRAMS AND SPECIFICATIONS



#### TABLE 27-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKI Frequency <sup>(1)</sup>	DC	40	MHz	EC, ECIO oscillator, -40°C to +85°C
		Oscillator Frequency <sup>(1)</sup>	DC	25	MHz	EC, ECIO oscillator, +85°C to +125°C
			DC	4	MHz	RC oscillator
			0.1	4	MHz	XT oscillator
			4	25	MHz	HS oscillator, -40°C to +85°C
			4	25	MHz	HS oscillator, +85°C to +125°C
			4	10	MHz	HS + PLL oscillator, -40°C to +85°C
			4	6.25	MHz	HS + PLL oscillator, +85°C to +125°C
			DC	200	kHz	LP oscillator
1	Tosc	External CLKI Period <sup>(1)</sup>	25	—	ns	EC, ECIO oscillator, -40°C to +85°C
		Oscillator Period <sup>(1)</sup>	40	—	ns	EC, ECIO oscillator, +85°C to +125°C
			250	—	ns	RC oscillator
			250	10,000	ns	XT oscillator
			40	—	ns	HS oscillator, -40°C to +85°C
			40	—	ns	HS oscillator, +85°C to +125°C
			100	250	ns	HS + PLL oscillator, -40°C to +85°C
			160	250	ns	HS + PLL oscillator, +85°C to +125°C
			5	200	μs	LP oscillator
2	Тсү	Instruction Cycle Time <sup>(1)</sup>	100 160	_	ns ns	Tcy = 4/Fosc, -40°C to +85°C Tcy = 4/Fosc, +85°C to +125°C
3	TosL,	External Clock in (OSC1)	30	_	ns	XT oscillator
	TosH	High or Low Time	2.5	—	ns	LP oscillator
			10	—	μs	HS oscillator
4	TosR,	External Clock in (OSC1)		20	ns	XT oscillator
	TosF	Rise or Fall Time	_	50	ns	LP oscillator
				7.5	ns	HS oscillator

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

© 2006 Microchip Technology Inc.

## APPENDIX A: DATA SHEET REVISION HISTORY

## Revision A (June 2001)

Original data sheet for the PIC18FXX8 family.

## Revision B (May 2002)

Updated information on CAN module, device memory and register maps, I/O ports and Enhanced CCP.

## **Revision C (January 2003)**

This revision includes the DC and AC Characteristics Graphs and Tables (see Section 28.0 "DC and AC Characteristics Graphs and Tables"), Section 27.0 "Electrical Characteristics" have been updated and CAN certification information has been added.

#### **Revision D (September 2004)**

Data Sheet Errata (DS80134 and DS80161) issues have been addressed and corrected along with minor corrections to the data sheet text.

#### **Revision E (October 2006)**

Packaging diagrams updated.

#### TABLE B-1: DEVICE DIFFERENCES

	Features	PIC18F248	PIC18F258	PIC18F448	PIC18F458
Internal	Bytes	16K	32K	16K	32K
Program Memory	# of Single-Word Instructions	8192	16384	8192	16384
Data Memor	y (Bytes)	768	1536	768	1536
I/O Ports		Ports A, B, C	Ports A, B, C	Ports A, B, C, D, E	Ports A, B, C, D, E
Enhanced C Modules	apture/Compare/PWM	-	—	1	1
Parallel Slav	e Port	No	No	Yes	Yes
10-bit Analog	g-to-Digital Converter	5 input channels	5 input channels	8 input channels	8 input channels
Analog Com	parators	No	No	2	2
Analog Com	parators VREF Output	N/A	N/A	Yes	Yes
Packages		28-pin SPDIP 28-pin SOIC	28-pin SPDIP 28-pin SOIC	40-pin PDIP 44-pin PLCC 44-pin TQFP	40-pin PDIP 44-pin PLCC 44-pin TQFP

## APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

## 0

Opcode Field Descriptions	
Oscillator	
Effects of Sleep Mode	23
Power-up Delays	23
Switching Feature	20
System Clock Switch Bit	20
Transitions	21
Oscillator Configurations	17
Crystal Oscillator, Ceramic Resonators	17
EC	17
ECIO	17
HS	
HS4	17
LP	17
RC	17, 18
RCIO	-
ХТ	17
Oscillator Selection	
Oscillator, Timer1 113	, 115, 121
Oscillator, WDT	

## Ρ

Packaging Information	
Details	
Marking	
Parallel Slave Port (PSP)	102, 107
Associated Registers	
PORTD	
PSP Mode Select (PSPMODE) Bit	
RE2/AN7/CS/C2OUT	
PIC18FXX8 Voltage-Frequency	
Graph (Industrial)	
PIC18LFXX8 Voltage-Frequency	
Graph (Industrial)	331
PICkit 1 Flash Starter Kit	
PICSTART Plus Development	
Programmer	326
Pin Functions	
MCLR/VPP	10
OSC1/CLKI	
OSC2/CLKO/RA6	
RA0/AN0/CVREF	
BA1/AN1	
RA2/AN2/VREF	
RA3/AN3/VREF+	
RA4/T0CKI	
BA5/AN4/SS/LVDIN	
RA6	
RB0/INT0	
RB1/INT1	
RB2/CANTX/INT2	
RB3/CANRX	
RB4	
RB5/PGM	
RB6/PGC	
BB7/PGD	
RC0/T1OSO/T1CKI	
RC1/T1OSI	
RC2/CCP1	
RC3/SCK/SCL	
RC4/SDI/SDA	-
RC5/SDO	-
RC6/TX/CK	
RC7/RX/DT	-

	14
RD1/PSP1/C1IN	
RD2/PSP2/C2IN+	
RD3/PSP3/C2IN	
RD4/PSP4/ECCP1/P1A	
RD5/PSP5/P1B	
RD6/PSP6/P1C	
RD7/PSP7/P1D	
RE0/AN5/ <u>RD</u>	
RE1/AN6/WR/C1OUT	
RE2/AN7/CS/C2OUT	
VDD	
Vss	
Pinout I/O Descriptions	
Pointer, FSRn	
POP	
POR. <i>See</i> Power-on Reset.	
PORTA	05
Associated Register Summary	
Functions	
LATA Register	
PORTA Register	
TRISA Register PORTB	
Associated Register Summary	00
Functions	
LATB Register	
PORTB Register	
RB7:RB4 Interrupt-on-Change	
Flag (RBIF Bit)	90
TRISB Register	
PORTC	
Associated Register Summary	101
Functions	
LATC Register	
5	
PORTC Register	
PORTC Register BC3/SCK/SCL Pin	100
RC3/SCK/SCL Pin	100 157
RC3/SCK/SCL Pin RC7/RX/DT pin	100 157 185
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register	100 157 185
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD	100 157 185 100, 183
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register. PORTE	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register Associated Register Summary Functions LATE Register PORTE ASSOCIATE Register	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions LATE Register	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register Associated Register Summary Functions LATE Register PORTE ASSOCIATE Register	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register Associated Register Summary Functions LATE Register PORTE Register PORTE Register PORTE Register	100 157 185 100, 183 100, 183 103 103 102 102 102 102 102 102 106 106 106 104 104 104 102 107
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE Register	100 157 185 100, 183 100, 183 103 103 102 102 102 102 102 102 106 106 106 104 104 104 102 107
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE Register Power-Down Mode. See Sleep. Power-on Reset (POR)	100 157 185 100, 183 103 103 103 102 102 102 102 102 102 102 104 104 104 104 104 104 107 104 107 104
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register TRISD Register PORTE Associated Register Summary Functions LATE Register PORTE Register	100 157 185 100, 183 103 103 103 102 102 102 102 102 102 102 104 104 104 104 104 104 107 104 104 107 104 107 104
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register Associated Register Summary Functions LATE Register PORTE Associated Register Summary Functions LATE Register PORTE REGISTE	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register PORTE Associated Register Summary Functions LATE Register PORTE Register PORTE Register PSP Mode Select (PSPMODE) Bit RE2/AN7/CS/C2OUT TRISE Register Power-Down Mode. <i>See</i> Sleep. Power-on Reset (POR) MCLR Oscillator Start-up Timer (OST) PLL Lock Time-out.	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register Associated Register Summary Functions LATE Register PORTE Associated Register Summary Functions LATE Register PORTE REGISTE	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register TRISD Register Associated Register Summary Functions LATE Register PORTE Associated Register Summary Functions LATE Register PORTE REGISTER POWER-DOWN MORE SEE (POR) REGISTER POWER-ON REGISTER POWER-ON REGISTER POWER POWER-ON REGISTER	100 157 185 100, 183 103 103 103 102 102 102 102 102 102 102 102 102 104 104 104 104 104 104 104 104 104 104
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register PORTE Associated Register Summary Functions LATE Register PORTE Register PORTE Register PORTE Register PSP Mode Select (PSPMODE) Bit RE2/AN7/CS/C2OUT TRISE Register Power-Down Mode. <i>See</i> Sleep. Power-on Reset (POR) MCLR Oscillator Start-up Timer (OST) PLL Lock Time-out Power-up Timer (PWRT) Time-out Sequence Power-up Delays	100 157 185 100, 183 103 103 103 102 102 102 102 102 102 102 102 102 104 104 104 104 104 104 104 104 104 104
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register PORTE Register PORTE Associated Register Summary Functions LATE Register PORTE Register PSP Mode Select (PSPMODE) Bit RE2/AN7/CS/C2OUT TRISE Register Power-Down Mode. <i>See</i> Sleep. Power-Down Mode. <i>See</i> Sleep. Power-on Reset (POR) MCLR Oscillator Start-up Timer (OST) PLL Lock Time-out. Power-up Timer (PWRT) Time-out Sequence Power-up Delays OSC1 and OSC2 Pin States	
RC3/SCK/SCL Pin RC7/RX/DT pin TRISC Register PORTD Associated Register Summary Functions LATD Register Parallel Slave Port (PSP) Function PORTD Register PORTE Associated Register Summary Functions LATE Register PORTE Register PORTE Register PORTE Register PSP Mode Select (PSPMODE) Bit RE2/AN7/CS/C2OUT TRISE Register Power-Down Mode. <i>See</i> Sleep. Power-on Reset (POR) MCLR Oscillator Start-up Timer (OST) PLL Lock Time-out Power-up Timer (PWRT) Time-out Sequence Power-up Delays	