

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	8051/52
Core Size	8-Bit
Speed	40MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	38
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/w79e227apg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

nuvoTon

		ENNVM = 1				
	INSTRUCTIONS	NVM SIZE = SRAM (1K)				
		ADDR ≤ 1K	ADDR > 1K			
	MOVX A, @DPTR (Read)	NVM ¹	Ext memory ¹			
Read access	MOVX A, @R0 (Read)	NVM ²	NOP			
	MOVX A, @R1 (Read)	NVM ²	NOP			
	MOVX @DPTR, A (Write)	NOP	Ext memory ¹			
Write access	MOVX @R0, A (Write)	NOP	NOP			
	MOVX @R1, A (Write)	NOP	NOP			

Table 6-2: W79E225 MOVX read/write access destination

		El	ENNVM = 1				
	INSTRUCTIONS	NVM SIZ	ZE = SRAM (2K)				
		ADDR ≤ 2K	ADDR > 2K				
	MOVX A, @DPTR (Read)	NVM ¹	Ext memory ¹				
Read access	MOVX A, @R0 (Read)	NVM ²	NOP				
	MOVX A, @R1 (Read)	NVM ²	NOP				
	MOVX @DPTR, A (Write)	NOP	Ext memory ¹				
Write access	MOVX @R0, A (Write)	NOP	NOP				
	MOVX @R1, A (Write)	NOP	NOP				

Table 6-3: W79E226/227 MOVX read/write access destination

Note:

- 1. A15~A0=DPTR
- 2. A15~A8=XRAMAH

Continued

SYMBOL	DEFINITION	ADDR ESS	MSB LSB			BIT_AD	DRESS,			SYMBOL	RESET
CCH2/MAX CNTH	INPUT CAPTURE 2 HIGH REGISTER/ MAXIMUM COUNTER HIGH REGISTER	A7h	CCH2.7 /MAXCN TH.7	CCH2.6 MAXCN TH.6	CCH2.5 /MAXCN TH.5	CCH2.4 /MAXCN TH.4	CCH2.3 /MAXCN TH.3	CCH2.2 /MAXCN TH.2	CCH2.1 /MAXCN TH.1	CCH2.0 /MAXCN TH.0	0000 0000E
CCL2/MAX CNTL	INPUT CAPTURE 2 LOW REGISTER/ MAXIMUM COUNTER LOW REGISTER	A6h	CCL2.7 /MAXCN TL.7	CCL2.6 /MAXCN TL.6	CCL2.5 /MAXCN TL.5	CCL2.4 /MAXCN TL.4	CCL2.3 /MAXCN TL.3	CCL2.2 /MAXCN TL.2	CCL2.1 /MAXCN TL.1	CCL2.0 /MAXCN TL.0	0000 0000E
P4	PORT 4	A5H	-	-	-	-	P4.3	P4.2	T2EX/IC2	STADC	xxxx 1111B
CAPCON1	CAPTURE CONTROL 1 REGISTER	A4H	-	-	ENF2	ENF1	ENF0	CPTF2	CPTF1/ DIRF	CPTF0/ QEIF	xx00 0000B
CAPCON0	CAPTURE CONTROL 0 REGISTER	A3H	CCT2.1	CCT2.0	CCT1.1	CCT1.0	CCT0.1	CCT0.0	CCLD1	CCLD0	0000 0000E
P4CSIN	P4 CS SIGN	A2H	P43INV	P42INV	P41INV	P40INV	-	PWDNH	RMWFP	POUP	0000 x000E
XRAMAH	RAM HIGH BYTE ADDRESS	A1H	-	-	-	-	-	A10	A9	A8	0000 0000E
P2	PORT 2	A0H	(A7) A15/ SDA	(A6) A14/ SCL	(A5) A13/ PWM5	(A4) A12/ PWM4	(A3) A11/ PWM3	(A2) A10/ PWM2	(A1) A9/ PWM1	(A0) A8/ PWM0	1111 1111E
CHPCON	ON CHIP PROGRAMMING CONTROL	9FH	SWRST/ REBOOT	-	LD/AP	-	-	-	LDSEL	ENP	0000 0000E
NVMCON	NVM CONTROL	9EH	EER	EWR	EnNVM	-	-	-	-	NVMF	000x xxx0B
P43AH	HI ADDR. COMPARATOR OF P4.3	9DH	A15	A14	A13	A12	A11	A10	A9	A8	0000 0000E
P43AL	LO ADDR. COMPARATOR OF P4.3	9CH	A7	A6	A5	A4	A3	A2	A1	A0	0000 0000E
P42AH	HI ADDR. COMPARATOR OF P4.2	9BH	A15	A14	A13	A12	A11	A10	A9	A8	0000 0000E
P42AL	LO ADDR. COMPARATOR OF P4.2	9AH	A7	A6	A5	A4	A3	A2	A1	A0	0000 0000E
SBUF	SERIAL BUFFER	99H	SBUF.7	SBUF.6	SBUF.5	SBUF.4	SBUF.3	SBUF.2	SBUF.1	SBUF.0	xxxx xxxxB
SCON	SERIAL CONTROL	98H	(9F) SM0/FE	(9E) SM1	(9D) SM2	(9C) REN	(9B) TB8	(9A) RB8	(99) TI	(98) RI	0000 0000E
P41AH	HI ADDR. COMPARATOR OF P4.1	97H	A15	A14	A13	A12	A11	A10	A9	A8	0000 0000E
P41AL	LO ADDR. COMPARATOR OF P4.1	96H	A7	A6	A5	A4	A3	A2	A1	A0	0000 0000E
P40AH	HI ADDR. COMPARATOR OF P4.0	95H	A15	A14	A13	A12	A11	A10	A9	A8	0000 0000E
P40AL	LO ADDR. COMPARATOR OF P4.0	94H	A7	A6	A5	A4	A3	A2	A1	A0	0000 0000E
P4CONB	P4 CONTROL REGISTER B	93H	P43FUN 1	P43FUN 0	P43CMP 1	P43CMP 0	P42FUN 1	P42FUN 0	P42CMP 1	P42CMP 0	0000 0000E
P4CONA	P4 CONTROL REGISTER A	92H	P41FUN 1	P41FUN 0	P41CMP 1	P41CMP 0	P40FUN 1	P40FUN 0	P40CMP 1	P40CMP 0	0000 0000E
EXIF	EXTERNAL INTERRUPT FLAG	91H	IE5	IE4	IE3	IE2	-	-	-	-	0000 xxxxB
P1	PORT 1	90H	(97) ADC7	(96) ADC6	(95) ADC5	(94) ADC4	(93) TXD1/ ADC3	(92) RXD1/ ADC2	(91) ADC1/ Brake	(90) T2/ ADC0	1111 1111E
CKCON1	CLOCK CONTROL 1	8FH	-	-	-	-	-	-	CCDIV1	CCDIV0	0000 0000E
CKCON	CLOCK CONTROL	8EH	WD1	WD0	T2M	T1M	том	MD2	MD1	MD0	0000 0001E
TH1	TIMER HIGH 1	8DH	TH1.7	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0	0000 0000E

nuvoTon

DATA POINTER HIGH

Bit:	7	6		5	4	3	2	1	0				
	DPH.7	DPH.	6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0				
Mnemo	nic: DPH			Address: 83h									
This is	s the high byte	e of the st	anda	rd 8032 16-	bit data poi	nter.							
TIME	R 3 LSB												
Bit:	7	6		5	4	3	2	1	0				
	TL3.7	TL3.6	6	TL3.5	TL3.4	TL3.3	TL3.2	TL3.1	TL3.0				
Mnemo	nic: TL3						Address: 84	4h					
BIT	NAN	ΛE				FUNCTI	ON						
7-0	Timer 3 LS	BB	LSE	3 of Timer3									
	R 3 MSB												
Bit:	7	6		5	4	3	2	1	0				
	TH3.7	TH3.	6	TH3.5	TH3.4	TH3.3	TH3.2	TH3.1	TH3.0				
Mnemo	nic: TH3	Address: 85h											
BIT	BIT NAME FUNCTION												
7-0	Timer 3 M	SB	MSB of Timer3										
Bit:		L 6							0				
Dit.	, SMOD	SMO		-	-	GF1	GF0	PD	IDL				
Mnemo	nic: PCON	000	00	-	-	011	Address: 8	. –	IDL				
BIT	NAME						Add(033.0	/ 11					
7	SMOD	This hit	doubl	as tha saria			o 1 2 and	3 when set	to 1				
-	SIVIOD							to 1, ther					
6	SMOD0							-TE (FE_1) f					
		SMOD0	is 0,	then SCON	.7 (SCON1	.7) acts as p	per the stan	dard 8032 f	unction.				
5-4	-	Reserve	ed.										
3-2	GF1-0	These tv	vo bit	s are gener	al purpose	user flags.							
1	PD		Setting this bit causes the device to go into the POWERDOWN mode. In this node all the clocks are stopped and program execution is frozen.										
0	IDL	clock to serial po	the C orts, 1	PU is stopp timer, PWN	oed, so prog /, ADC, SF	gram execution I and inter	Setting this bit causes the device to go into the IDLE mode. In this mode the clock to the CPU is stopped, so program execution is frozen, but the clock to the serial ports, timer, PWM, ADC, SPI and interrupt blocks is not stopped, and hese blocks continue operating unhindered.						

nuvoTon

BIT	NAME	FUNCTION				
7-6	SCMP [1:0]	Smart fault compare value selector (read/write): 00 = 4 01 = 16 10 = 64 11 = 128				
5-4	10 = FOSC/16 11 = FOSC/128					
3	SFCEN	Smart fault/brake counter enable (read/write): 0 = Disable, and clear internal smart fault counter. 1 = Enable smart fault detector.				
2	SFCST	Smart fault/brake counter status (read only): 0 = Counter is non-active. 1 = Counter is active.				
1	SFCDIR	Smart fault/brake counters direction status (read only): 0 = Down counting. 1 = Up counting.				
0	LSBD	Low level smart brake detector: 0 = Disable low level smart brake detector. 1 = Enable low level smart brake detector. It will be cleared by software.				

ADC PIN SELECT

Bit:	7	6	5	4	3	2	1	0
	ADCPS.7	ADCPS.6	ADCPS.5	ADCPS.4	ADCPS.3	ADCPS.2	ADCPS.1	ADCPS.0

Mnemonic: ADCPS

BIT	NAME	FUNCTION
7-0	ADCPS	ADC input pin select. There are 8 ADC input pins shared with P1.0~P1.7. Its' functions are controlled by the bit value in ADCPS. Set the bit to switch the corresponding pin to ADC input port; clear the bit to disable the pin to perform ADC input port. The reset value is 00H.

BIT		CORRESPONDING PIN				BIT	COR	NG PIN		
ADCPS	5.0	P1.0			Α	DCPS.4		P1.4		
ADCPS	5.1	P1.1			Α	DCPS.5		P1.5		
ADCPS	6.2	P1.2			Α	DCPS.6		P1.6		
ADCPS	5.3	P1.3			A	DCPS.7		P1.7		
TIMED AC	TIMED ACCESS									
Bit:	7	6	5	4		3	2	1	0	
	TA.7	TA.6	TA.5 TA.4			TA.3	TA.2	TA.1	TA.0	
Mnemonic: TA	Mnemonic: TA Address: C7h									
BIT N	BIT NAME FUNCTION									

Address: C6h

BIT	NAM	IE	FUNCTION								
7~0	NVMDAT.7~N	IVMDAT.0	The NVM	l data write registe	r. The read N	VM data is b	y MOVX inst	ruction.			
QEI C	ONTROL RE	GISTER									
Bit:	7	6	5	4	3	2	1	0			
	-	-	-	DISIDX	DIR	QEIM1	QEIM0	QEIEN			
Mnemo	nic: QEICON				•	Address: D)4h				
BIT	NAME				FUNCTION						
7-5	-	Reserve	d.								
4	DISIDX	0 = Enab 1 = Disal	ole IC2 edg ole IC2 edg	out Capture 2 edge detection function: e IC2 edge detection function (default). e IC2 edge detection function. effective when QEIEN=1.							
3	DIR	1 = Forw 0 = Back	ard (Up-co ward (Dow	dex of motion detection bit: I (Up-counting). rd (Down-counting). rritable and readable.							
		QEI mod	le select bi	select bits:							
		QEIM1	QEIM0								
2-1	QEIM[1:0]	0	0 X4 free-counting mode								
	a=[]	0	1								
		1	0	X4 compare-co	-						
		1	1	X2 compare-co	ounting mode	9					
0	QEIEN	0 = Input	module p	e select bit: erforms Input Ca orks as QEI.	apture Funct	ions. (Defau	ılt value).				
PWM	2 HIGH BITS		ER								
Bit:	7	6	5	4	3	2	1	0			
	-	-			PWM2.11	PWM2.10	PWM2.9	PWM2.8			
Mnemo	nic: PWM2H					Address: D)5h				
BIT	NAM	IE			FUNCT	ION					
7~4	-		Reserve	d							
3~0	PWM2.11 ~F	PWM2.8	8 PWM 2 Register bit 11~8.								
PWM	6 HIGH BITS		ER								
Bit:	7	6	5	4	3	2	1	0			
	-	-			PWM6.11	PWM6.10	PWM6.9	PWM6.8			
Mnemo	nic: PWM6H	<u> </u>	<u> </u>	<u> </u>		Address: D)6h	1			
BIT	NAM	E			FUNCTI	ON					




Figure 8-2: Two Cycles Instruction Timing




Figure 8-3: Three Cycles Instruction Timing

9. POWER MANAGEMENT

The W79E22X SERIES provides idle mode and power-down mode to control power consumption. These modes are discussed in the next two sections.

9.1 Idle Mode

The user can put the device into idle mode by writing 1 to the bit PCON.0. The instruction that sets the idle bit is the last instruction that will be executed before the device goes into Idle Mode. In the Idle mode, the clock to the CPU is halted, but not to the Interrupt, Timer, Watchdog timer, PWM, ADC and Serial ports blocks. This forces the CPU state to be frozen; the Program counter, the Stack Pointer, the Program Status Word, the Accumulator and the other registers hold their contents. The ALE and PSEN pins are held high during the Idle state. The port pins hold the logical states they had at the time Idle was activated. The Idle mode can be terminated in two ways. Since the interrupt controller is still active, the activation of any enabled interrupt can wake up the processor. This will automatically clear the Idle bit, terminate the Idle mode, and the Interrupt Service Routine (ISR) will be executed. After the ISR, execution of the program will continue from the instruction which put the device into Idle mode.

The Idle mode can also be exited by activating the reset. The device can be put into reset either by applying a high on the external RST pin, a Power on reset condition or a Watchdog timer reset. The external reset pin has to be held high for at least two machine cycles i.e. 8 clock periods to be recognized as a valid reset. In the reset condition the program counter is reset to 0000h and all the SFRs are set to the reset condition. Since the clock is already running there is no delay and execution starts immediately. In the Idle mode, the Watchdog timer continues to run, and if enabled, a time-out will cause a watchdog timer interrupt which will wake up the device. The software must reset the Watchdog timer in order to preempt the reset which will occur after 512 clock periods of the time-out. When the device is exiting from an Idle mode with a reset, the instruction following the one which put the device into Idle mode is not executed. So there is no danger of unexpected writes.

9.2 Power Down Mode

The device can be put into Power Down mode by writing 1 to bit PCON.1. The instruction that does this will be the last instruction to be executed before the device goes into Power Down mode. In the Power Down mode, all the clocks are stopped and the device comes to a halt. All activity is completely stopped and the power consumption is reduced to the lowest possible value. In this state the ALE and PSEN pins are pulled low (if PWDNH=0). The port pins output the values held by their respective SFRs.

The device will exit the Power Down mode with a reset or by an external interrupt pin enabled (external interrupts 0 and 1). An external reset can be used to exit the Power down state. The high on RST pin terminates the Power Down mode, and restarts the clock. The program execution will restart from 0000h. In the Power down mode, the clock is stopped, so the Watchdog timer cannot be used to provide the reset to exit Power down mode.

The device can be waken up from the Power Down mode by forcing an external interrupt pin activation, provided the corresponding interrupt is enabled, while the global enable (EA) bit is set. If these conditions are met, then either a low-level or a falling-edge at external interrupt pin will re-start the oscillator. The device will then execute the interrupt service routine for the corresponding external interrupt. After the interrupt service routine is completed, the program execution returns to the instruction after one which put the device into Power Down mode and continues from there.

nuvoTon

10.2 Reset State

When the device is reset, most registers return to their initial state. The Watchdog Timer is disabled if the reset source was a power-on reset. The port registers are set to FFh, which puts most of the port pins in a high state and makes Port 0 float (as it does not have on-chip pull-up resistors). The Program Counter is set to 0000h, and the stack pointer is reset to 07h. After this, the device remains in the reset state as long as the reset conditions are satisfied.

Reset does not affect the on-chip RAM, however, so RAM is preserved as long as VDD remains above approximately 2 V, the minimum operating voltage for the RAM. If VDD falls below 2 V, the RAM contents are also lost. In either case, the stack pointer is always reset, so the stack contents are lost.

The WDCON SFR bits are set/cleared in reset condition depends on the source of the reset. The WDCON SFR is set to a 0x0x0xx0b on an external reset. WTRF is set to a 1 on a Watchdog timer reset, but to a 0 on power on/down resets. WTRF is not altered by an external reset. POR is set to 1 by a power-on reset. EWT is cleared to 0 on a Power-on reset and unaffected by other resets. All the bits in this SFR have unrestricted read access. POR, WDIF, EWT and RWT bits require Timed Access (TA) procedure to write. The remaining bits have unrestricted write accesses. Please refer TA register description. Table below lists the different reset values for WDCON due to different sources of reset.

WDCON	Watch-Dog Control	D8H	(DF) -	(DE) POR	(DD) -	(DC) -	· /	(DA) WTRF	· · · /	(D8) RWT	x0xx 0000B External reset x0xx 0100B Watchdog reset x1xx 0000B Power on reset
-------	----------------------	-----	-----------	-------------	-----------	-----------	-----	--------------	---------	-------------	---




Figure 14-6: PWM7 I/O pin




Figure 14-7: Even PWM Output




Figure 14-8: Odd PWM Output

nuvoTon




Figure 14-20: Center-Aligned Mode

Center-aligned PWM signals are produced by the module when the PWM time base is configured in an Up/Down Counting mode (see Figure 14-20). The counter will start counting-up from 0 to match the value of PWM0 (old); this will cause the toggling of the PWM0 output to low. The CPU reset states determine the starts value of PWM0 waveform at starts of counter lies on the polarity setting located in the Option bits. At this time the new PWM0 is written to the register. Counter continue to count and match with the PWMP (old). Upon reaching this states counter is configured automatically to down counting and toggle the PWM0 output when counter matches the PWM0 (old) value. Interrupt request when up/down counter underflow. Once the counter reaches 0 it will update the duty cycle register with Load = 1. Up-counting is continues with the matching at PWM0 (new) follow by a low toggle at the PWM0 output. By this time the PWMP buffer is still consist of the PWMP (old) value. A new PWMP is written. So the counter will still matches with this value and continues with down counting and matched the PWM0 (new) and toggle the PWM0 output.

Again updates on the PWM period register is reflected on the 3rd cycle of the diagram by starts counting from 0 to match the PWM0 (new) and toggle at the PWM0 output to low. Counter is continuing up-counting, upon reaching the PWMP (new) it is matched. Then counter is down counting automatically to match at the PWM0 (new) to get a toggle high at PWM0 output.




Figure 14-21: Center-aligned Flow Diagram




Figure 15-5: Program flow for measurement with IC0 between pulses with falling edge detection (ACC is incremented in interrupt service routine).

nuvoTon




Figure 15-13: X2 Counting Mode

QEI x2 Counting mode is selected by setting the QEI Mode Select bits (QEIM1:QEIM0) to '01b' or '11b'. In this mode, the QEI logic detects every edge on the QEA input only. Every rising and falling edge on the QEA signal clocks the pulse counter.

15.2.5 Up-Counting

Under the forward direction the DIR bit is 1 when up-counting. Software needs to clear the QEIF flag. For the free-counting mode counter will counts until it matches 65535 and next edges on the forward direction will set the QEIF high and reset the PLSCNT to zero. For compare-counting mode counter counts until the MAXCNT value and reload the counter to zero and starts counting up. Changes of direction trigger a down-count and PLSCNT decreasing in counter value. For X2 mode, only CHA edge will set QEIF while for X4 mode both CHA and CHB edges will set QEIF.

15.2.6 Down-Counting

A change of direction will causes the counter to down-count for x2/x4 counting mode. It is indicated with the DIR bit as 0 and DIRF flag is set to 1. At this stage the PLSCNT will starts to down-count from the MAXCNT value for compare-counting mode and while in free-counting mode it will starts to down-count from 65535. The pulse counter will reload with MAXCNT when it down counts to zero in compare-counting mode and sets QEIF to high in the next edge. In free-counting mode the counter will count to 16 bits value before it reload the pulse counter with the value 65535 and set the QEIF high in the next edge. For X2 mode, only CHA edge will set QEIF while for X4 mode both CHA and CHB edges will set QEIF.




Figure 18-1: SPI block diagram

18.3 Functional descriptions

18.3.1 Master mode

The device can configure the SPI to operate as a master or as a slave, through MSTR bit. When the MSTR bit is set, master mode is selected, when MSTR bit is cleared, slave mode is selected. During master mode, only master SPI device can initiate transmission. A transmission begins by writing to the master SPDR register. The bytes begin shifting out on MOSI pin under the control of SPCLK. The master places data on MOSI line a half-cycle before SPCLK edge that the slave device uses to latch the data bit. The \overline{SS} must stay low before data transactions and stay low for the duration of the transactions.




Figure 18-2: Master Mode Transmission (CPOL = 0, CPHA = 0)

nuvoTon

DRSS	SSOE	MASTER MODE	SLAVE MODE
0	0	\overline{SS} input (With Mode Fault)	\overline{SS} Input (Not affected by SSOE)
0	1	Reserved	\overline{SS} Input (Not affected by SSOE)
1	0	\overline{ss} General purpose I/O (No Mode Fault)	\overline{SS} Input (Not affected by SSOE)
1	1	\overline{ss} output (No Mode Fault)	\overline{SS} Input (Not affected by SSOE)

During master mode (with SSOE=DRSS= 0), mode fault will be set if \overline{SS} pin is detected low. When mode fault is detected hardware will clear MSTR bit and SPE bit in the meantime it will also generated interrupt request, if ESPI is enabled.




Figure 18-10: SPI interrupt request

18.3.5 SPI I/O pins mode

When SPI is disabled (SPE = 0) the corresponding I/O is following the original setting and act as a normal I/O. In the case of SPI is enabled (SPE = 1) the SPI pins I/O mode follow the below table. For \overline{SS} pin it is always at Quasi-bidirectional mode whether it is configured as master or slave.

	MISO	MOSI	CLK	/SS
Master	Input	Output	Output	Output*: DRSS=0,SSOE=0 Input: DRSS=1, SSOE=1
Slave	Output** during /SS = Low Else Input mode	Input	Input	Input

Input = Quasi-bidirectional mode

Output = Push-pull mode

- **Output*** = this output mode in /SS is Quasi-bidirectional output mode. Master needs to detect mode fault during master outputs /SS low.
- **Output**** = In SLAVE mode, MISO is in output mode only during the time of \overline{SS} =Low, otherwise it must keep in input mode (Quasi-bidirectional).

DC Characteristics, continued

PARAMETER	SYMBOL	SPECIFICATION			UNIT	
PARAMETER		MIN	TYP	MAX	UNIT	TEST CONDITIONS
Source Current	I _{SR11}	-22	-31	-42	mA	$V_{DD} = 4.5V, V_{S} = 2.4V$
P2.0~P2.5, P5.0~P5.1 (PUSH-PULL Mode) PWM pins	I _{SR12}	-6	-9	-13		$V_{DD} = 2.7 V, V_S = 2.0 V$
Source Current P1, P2,	I _{SR21}	-200	-300	-430	uA	$V_{DD} = 4.5V, V_S = 2.4V$
P3, P4, P5 (Quasi- bidirectional mode)	I _{SR22}	-50	-82	-115		V_{DD} =2.7V, V_{S} = 2.0V
Sink Current P2.0~P2.5,	I _{SK11}	18	22	32	mA	V_{DD} = 4.5V, V_{S} = 0.45V
P5.0~P5.1 (PUSH-PULL Mode)	I _{SK12}	10	15	25		$V_{DD} = 2.7V, V_S = 0.45V$
Sink Current P0,P1,P2,	I _{SK21}	4	5	6	mA	V_{DD} = 4.5V, V_{S} = 0.45V
P3,P4,P5 (Quasi- bidirectional mode)	I _{SK22}	3	3.5	5		$V_{DD} = 2.7V, V_S = 0.45V$
Output Low Voltage	V _{OL11}	-	0.35	-	V	$V_{DD} = 4.5V, I_{OL} = 20 \text{ mA}$
P2.0~P2.5, P5.0~P5.1 (PUSH-PULL Mode)	V _{OL12}	-	0.07	-		V_{DD} = 2.7V, I_{OL} = 3.2 mA
Output Low Voltage P0,	V _{OL21}	-	0.35	-	V	$V_{DD} = 4.5V, I_{OL} = 4.0 \text{ mA}$
P1, P2, P3, P4, P5 (Quasi-bidirectional Mode)	V _{OL22}	-	0.35	-		$V_{DD} = 2.7V, I_{OL} = 3.0 \text{ mA}$
Output High Voltage	V _{OH11}	-	3.3	-	V	$V_{DD} = 4.5V, I_{OH} = -20mA$
P2.0~P2.5, P5.0~P5.1 (PUSH-PULL Mode)	V _{OH12}	-	2.5	-		$V_{DD} = 2.7V, I_{OH} = -3.2mA$
Output High Voltage P1,	V _{OH21}	-	4.1	-	V	$V_{DD} = 4.5V, I_{OH} = -100uA$
P2, P3, P4, P5, P6, P7 (Quasi-bidirectional Mode)	V_{OH22}	-	2.52	-		$V_{DD} = 2.7V, I_{OH} = -30uA$
Sink current [*2] P0, P2,	lsk31	3	5	8	mA	V _{DD} =4.5V, Vs = 0.45V
ALE, /PSEN	lsk32	2.5	3.5	6	mA	V _{DD} =2.7V, Vs = 0.45V
Source current [*2] P0,	lsr31	-6	-7.5	-9	mA	V _{DD} =4.5V, Vs = 2.4V
P2, ALE, /PSEN	lsr32	-1	-2	-3	mA	V _{DD} =2.7V, Vs = 2.0V


Notes: *1. RST pin is a Schmitt trigger input. RST has internal pull-low resistors about $60k\Omega$.

*2. P0, P2, ALE and /PSEN are tested in the external access mode.


*3. XTAL1 is a CMOS input.

*4. Pins of P1, P2, P3, P4, P5 can source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN approximates to 2V.

24.7 Data Memory Read Cycle




24.8 Data Memory Write Cycle



26. PACKAGE DIMENSION





27. APPLICATION NOTE

In-system Programming Software Examples

This application note illustrates the in-system programmability of the Winbond W79E22X SERIES Flash EPROM microcontroller. In this example, microcontroller will boot from APFlash bank and waiting for a key to enter in-system programming mode for re-programming the contents of 64 KB APFlash. While entering in-system programming mode, microcontroller executes the loader program in 4KB LDFlash bank. The loader program erases the 64 KB APFlash then reads the new code data from external SRAM buffer (or through other interfaces) to update the APFlash.

If the customer uses the reboot mode to update his program, please enable this b3 or b4 of security bits from the writer. Please refer security bits for detail description.

EXAMPLE 1: ;* Example of APFlash program: Program will scan the P1.0. If P1.0 = 0, enters in-system ;* programming mode for updating the content of APFlash code else executes the current ROM code. ;* XTAL = 24 MHz .chip 8052 .RAMCHK OFF .symbols CHPCON EQU 9FH C7H TΑ EQU SFRAL EQU ACH SFRAH EQU ADH SFRFD EQU AEH SFRCN EQU AFH ORG 0H ; JUMP TO MAIN PROGRAM LJMP 100H ;* TIMER0 SERVICE VECTOR ORG = 000BH ORG 00BH CLR TR0 ; TR0 = 0, STOP TIMER0 MOV TL0, R6 MOV TH0.R7 RETI ******* ;* APFlash MAIN PROGRAM ***** ORG 100H