

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	PowerPC G2_LE
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	-
RAM Controllers	DDR, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (1)
SATA	-
USB	USB 1.1 (2)
Voltage - I/O	2.5V, 3.3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	-
Package / Case	272-BBGA
Supplier Device Package	272-PBGA (27x27)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc5200cbv400">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc5200cbv400</a>

## Electrical and Thermal Characteristics

where N is the number of output pins switching in a group M, C is the capacitance per pin, VDD\_IO is the IO voltage swing, f is the switching frequency and P<sub>IOint</sub> is the power consumed by the unloaded IO stage. The total power consumption of the MPC5200 processor must not exceed the value, which would cause the maximum junction temperature to be exceeded.

$$P_{total} = P_{core} + P_{analog} + P_{IO}$$

**Table 6. Power Dissipation**

Core Power Supply (VDD_CORE)					SpecID
Mode	SYS_XTAL/XLB/PCI/IPG/CORE (MHz)		Unit	Notes	
	33/66/33/33/264	33/132/66/132/396			
	Typ	Typ			
Operational	727.5	1080	mW	<sup>1,2</sup>	D5.1
Doze	—	600	mW	<sup>1,3</sup>	D5.2
Nap	—	225	mW	<sup>1,4</sup>	D5.3
Sleep	—	225	mW	<sup>1,5</sup>	D5.4
Deep-Sleep	52.5	52.5	mW	<sup>1,6</sup>	D5.5
PLL Power Supplies (SYS_PLL_AVDD, CORE_PLL_AVDD)					
Mode	Typ		Unit	Notes	
Typical	2		mW	<sup>7</sup>	D5.6
Unloaded I/O Power Supplies (VDD_IO, VDD_MEM_IO <sup>8</sup> )					
Mode	Typ		Unit	Notes	
Typical	33		mW	<sup>9</sup>	D5.7

**NOTES:**

- <sup>1</sup> Typical core power is measured at VDD\_CORE = 1.5 V, T<sub>j</sub> = 25 C
- <sup>2</sup> Operational power is measured while running an entirely cache-resident program with floating-point multiplication instructions in parallel with a continuous PCI transaction via BestComm.
- <sup>3</sup> Doze power is measured with the G2\_LE core in Doze mode, the system oscillator, System PLL and Core PLL are active, all other system modules are inactive
- <sup>4</sup> Nap power is measured with the G2\_LE core in Nap mode, the stem oscillator, System PLL and Core PLL are active, all other system modules are inactive
- <sup>5</sup> Sleep power is measured with the G2\_LE core in Sleep mode, the stem oscillator, System PLL and Core PLL are active, all other system modules are inactive
- <sup>6</sup> Deep-Sleep power is measured with the G2\_LE core in Sleep mode, the stem oscillator, System PLL, Core PLL and all other system modules are inactive
- <sup>7</sup> Typical PLL power is measured at SYS\_PLL\_AVDD = CORE\_PLL\_AVDD = 1.5 V, T<sub>j</sub> = 25 C
- <sup>8</sup> IO power figures given in the table represent the worst case scenario. For the mem\_io rail connected to 2.5V the IO power is expected to be lower and bounded by the worst case with VDD\_MEM\_IO connected to 3.3V.
- <sup>9</sup> Unloaded typical I/O power is measured in Deep-Sleep mode at VDD\_IO = VDD\_MEM\_IO<sub>SDR</sub> = 3.3 V, T<sub>j</sub> = 25 C

Historically, the thermal resistance has frequently been expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA} \quad \text{Eqn. 2}$$

where:

**$R_{\theta JA}$  = junction to ambient thermal resistance ( $^{\circ}\text{C/W}$ )**

**$R_{\theta JC}$  = junction to case thermal resistance ( $^{\circ}\text{C/W}$ )**

**$R_{\theta CA}$  = case to ambient thermal resistance ( $^{\circ}\text{C/W}$ )**

$R_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for ceramic packages with heat sinks where some 90% of the heat flow is through the case to the heat sink to ambient. For most packages, a better model is required.

A more accurate thermal model can be constructed from the junction to board thermal resistance and the junction to case thermal resistance<sup>1-3</sup>. The junction to case covers the situation where a heat sink will be used or where a substantial amount of heat is dissipated from the top of the package. The junction to board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used for either hand estimations or for a computational fluid dynamics (CFD) thermal model.

To determine the junction temperature of the device in the application after prototypes are available, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D) \quad \text{Eqn. 3}$$

where:

**$T_T$  = thermocouple temperature on top of package ( $^{\circ}\text{C}$ )**

**$\Psi_{JT}$  = thermal characterization parameter ( $^{\circ}\text{C/W}$ )**

**$P_D$  = power dissipation in package (W)**

The thermal characterization parameter is measured per JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned, so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over approximately one mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

## 3.2 Oscillator and PLL Electrical Characteristics

The MPC5200 System requires a system-level clock input SYS\_XTAL. This clock input may be driven directly from an external oscillator or with a crystal using the internal oscillator.

There is a separate oscillator for the independent Real-Time Clock (RTC) system.

The MPC5200 clock generation uses two phase locked loop (PLL) blocks.

- The system PLL (SYS\_PLL) takes an external reference frequency and generates the internal system clock. The system clock frequency is determined by the external reference frequency and the settings of the SYS\_PLL configuration.
- The G2\_LE core PLL (CORE\_PLL) generates a master clock for all of the CPU circuitry. The G2\_LE core clock frequency is determined by the system clock frequency and the settings of the CORE\_PLL configuration.

### 3.2.1 System Oscillator Electrical Characteristics

**Table 8. System Oscillator Electrical Characteristics**

Characteristic	Symbol	Notes	Min	Typical	Max	Unit	SpecID
SYS_XTAL frequency	$f_{\text{sys\_xtal}}$		15.6	33.3	35.0	MHz	O1.1
Oscillator start-up time	$t_{\text{up\_osc}}$		—	—	100	$\mu\text{s}$	O1.2

### 3.2.2 RTC Oscillator Electrical Characteristics

**Table 9. RTC Oscillator Electrical Characteristics**

Characteristic	Symbol	Notes	Min	Typical	Max	Unit	SpecID
RTC_XTAL frequency	$f_{\text{rtc\_xtal}}$		—	32.768	—	kHz	O2.1

### 3.2.3 System PLL Electrical Characteristics

**Table 10. System PLL Specifications**

Characteristic	Symbol	Notes	Min	Typical	Max	Unit	SpecID
SYS_XTAL frequency	$f_{\text{sys\_xtal}}$	<sup>1</sup>	15.6	33.3	35.0	MHz	O3.1
SYS_XTAL cycle time	$T_{\text{sys\_xtal}}$	( <sup>1</sup> )	66.6	30.0	28.5	ns	O3.2
SYS_XTAL clock input jitter	$t_{\text{jitter}}$	<sup>2</sup>	—	—	150	ps	O3.3
System VCO frequency	$f_{\text{VCOsys}}$	( <sup>1</sup> )	250	533	800	MHz	O3.4
System PLL relock time	$t_{\text{lock}}$	<sup>3</sup>	—	—	100	$\mu\text{s}$	O3.5

**NOTES:**

- <sup>1</sup> The SYS\_XTAL frequency and PLL Configuration bits must be chosen such that the resulting system frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies.
- <sup>2</sup> This represents total input jitter - short term and long term combined - and is guaranteed by design. Two different types of jitter can exist on the input to core\_sysclk, systemic and true random jitter. True random jitter is rejected, but the PLL. Systemic jitter will be passed into and through the PLL to the internal clock circuitry, directly reducing the operating frequency.
- <sup>3</sup> Relock time is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for the PLL lock after a stable Vdd and core\_sysclk are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep modes.

### 3.2.4 G2\_LE Core PLL Electrical Characteristics

The internal clocking of the G2\_LE core is generated from and synchronized to the system clock by means of a voltage-controlled core PLL.

Table 11. G2\_LE PLL Specifications

Characteristic	Symbol	Notes	Min	Typical	Max	Unit	SpecID
G2_LE frequency	$f_{\text{core}}$	<sup>1</sup>	50	—	550	MHz	O4.1
G2_LE cycle time	$t_{\text{core}}$	( <sup>1</sup> )	2.85	—	40.0	ns	O4.2
G2_LE VCO frequency	$f_{\text{VCOcore}}$	( <sup>1</sup> )	400	—	1200	MHz	O4.3
G2_LE input clock frequency	$f_{\text{XLB\_CLK}}$		25	—	367	MHz	O4.4
G2_LE input clock cycle time	$t_{\text{XLB\_CLK}}$		2.73	—	50.0	ns	O4.5
G2_LE input clock jitter	$t_{\text{jitter}}$	<sup>2</sup>	—	—	150	ps	O4.6
G2_LE PLL relock time	$t_{\text{lock}}$	<sup>3</sup>	—	—	100	μs	O4.7

NOTES:

- <sup>1</sup> The XLB\_CLK frequency and G2\_LE PLL Configuration bits must be chosen such that the resulting system frequencies, CPU (core) frequency, and G2\_LE PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies.
- <sup>2</sup> This represents total input jitter - short term and long term combined - and is guaranteed by design. Two different types of jitter can exist on the input to core\_sysclk, systemic and true random jitter. True random jitter is rejected, but the PLL. Systemic jitter will be passed into and through the PLL to the internal clock circuitry, directly reducing the operating frequency.
- <sup>3</sup> Relock time is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for the PLL lock after a stable Vdd and core\_sysclk are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep modes.

### 3.3 AC Electrical Characteristics

Hyperlinks to the indicated timing specification sections are provided below.

- AC Operating Frequency Data
- Clock AC Specifications
- Resets
- External Interrupts
- SDRAM
- PCI
- Local Plus Bus
- ATA
- Ethernet
- USB
- SPI
- MSCAN
- I<sup>2</sup>C
- J1850
- PSC
- GPIOs and Timers
- IEEE 1149.1 (JTAG) AC Specifications

AC Test Timing Conditions:

Unless otherwise noted, all test conditions are as follows:

- $T_A = -40$  to  $85\text{ }^{\circ}\text{C}$
- $T_j = -40$  to  $115\text{ }^{\circ}\text{C}$
- $V_{DD\_CORE} = 1.42$  to  $1.58\text{ V}$   
 $V_{DD\_IO} = 3.0$  to  $3.6\text{ V}$
- Input conditions:  
All Inputs:  $t_r, t_f \leq 1\text{ ns}$
- Output Loading:  
All Outputs:  $50\text{ pF}$

### 3.3.1 AC Operating Frequency Data

Table 12 provides the operating frequency information for the MPC5200.

Table 12. Clock Frequencies

		Min	Max	Units	SpecID
1	G2_LE Processor Core	—	400	MHz	A1.1
2	SDRAM Clock	—	133	MHz	A1.2
3	XL Bus Clock	—	133	MHz	A1.3
4	IP Bus Clock	—	133	MHz	A1.4
5	PCI / Local Plus Bus Clock	—	66	MHz	A1.5
6	PLL Input Range	15.6	35	MHz	A1.6

### 3.3.2 Clock AC Specifications





Figure 2. Timing Diagram—SYS\_XTAL\_IN



**Figure 8. Read Data sample window depend on the number of Tap delay**

The position of the  $t_{data\_valid}$  window is depend on the clock / data flight time on the board. The MDQS signal indicate if the read data are valid. If the controller is not able to detect a valid MDQS signal on the sample time (sample position A) then the controller will look for valid MDQS / data on the next edge of the MEM\_CLK signal (sample position B). Depend on the board travel time, different working tap delay configurations are possible. For a fast connection the data will be sampled with the next edge of MEM\_CLK, this shows [Figure 8](#), sample position A. With a longer connection maybe two sample positions are possible. [Figure 8](#) shows a example with two working sample position (A and B). With a bigger board delay only sample position B will be possible.


The equation below shows how to calculate the upper and lower limit. The right Tap delay number is selected, when the possible max and min sample timing is within the memory data valid window.

- $t_{data\_sample\_max} = \max((1.55 + \text{TapNum} * 0.095), (1.74 + \text{TapNum} * 0.045))$
- $t_{data\_sample\_min} = \min((1.55 + \text{TapNum} * 0.095), (1.74 + \text{TapNum} * 0.045))$

### 3.3.5.4 Memory Interface Timing-DDR SDRAM Write Command

Table 21. DDR SDRAM Memory Write Timing

Sym	Description	Min	Max	Units	SpecID
$t_{\text{mem\_clk}}$	MEM_CLK period	7.5	—	ns	A5.20
$t_{\text{DQSS}}$	Delay from write command to first rising edge of MDQS	—	$t_{\text{mem\_clk}}+0.4$	ns	A5.21



NOTE: Control Signals signals are composed of RAS, CAS,  $\overline{\text{MEM\_WE}}$ ,  $\overline{\text{MEM\_CS}}$ ,  $\overline{\text{MEM\_CS1}}$  and CLK\_EN

Figure 9. DDR SDRAM Memory Write Timing

### 3.3.6 PCI

The PCI interface on the MPC5200 is designed to PCI Version 2.2 and supports 33-MHz and 66-MHz PCI operations. See the PCI Local Bus Specification [4]; the component section specifies the electrical and timing parameters for PCI components with the intent that components connect directly together whether on the planar or an expansion board, without any external buffers or other “glue logic.” Parameters apply at the package pins, not at expansion board edge connectors.

The MPC5200 is always the source of the PCI CLK. The clock waveform must be delivered to each 33-MHz or 66-MHz PCI component in the system. Figure 10 shows the clock waveform and required measurement points for 3.3 V signaling environments. Table 22 summarizes the clock specifications.



Table 23. PCI Timing Parameters

Sym	Description	66 MHz		33 MHz		Units	Notes	SpecID
		Min	Max	Min	Max			
$T_{val}$	CLK to Signal Valid Delay - bused signals	2	6	2	11	ns	1,2,3	A6.5
$T_{val}(ptp)$	CLK to Signal Valid Delay - point to point	2	6	2	12	ns	1,2,3	A6.6
$T_{on}$	Float to Active Delay	2		2		ns	1	A6.7
$T_{off}$	Active to Float Delay		14		28	ns	1	A6.8
$T_{su}$	Input Setup Time to CLK - bused signals	3		7		ns	3,4	A6.9
$T_{su}(ptp)$	Input Setup Time to CLK - point to point	5		10,12		ns	3,4	A6.10
$T_h$	Input Hold Time from CLK	0		0		ns	4	A6.11

## NOTES:

1. See the timing measurement conditions in the PCI Local Bus Specification [4]. It is important that all driven signal transitions drive to their Voh or Vol level within one Tcyc.
2. Minimum times are measured at the package pin with the load circuit, and maximum times are measured with the load circuit as shown in the PCI Local Bus Specification [4].
3. REQ# and GNT# are point-to-point signals and have different input setup times than do bused signals. GNT# and REQ# have a setup of 5 ns at 66 MHz. All other signals are bused.
4. See the timing measurement conditions in the PCI Local Bus Specification [4].

For Measurement and Test Conditions, see the PCI Local Bus Specification [4].

### 3.3.7 Local Plus Bus

The Local Plus Bus is the external bus interface of the MPC5200. Maximum eight configurable Chip-selects are provided. There are two main modes of operation: non-MUXed (Legacy and Burst) and MUXED. The reference clock is the PCI CLK. The maximum bus frequency is 66 MHz.

Definition of Acronyms and Terms:

WS = Wait State

DC = Dead Cycle

LB = Long Burst

DS = Data size in Byte

$t_{PClk}$  = PCI clock period

$t_{IPBck}$  = IPBI clock period




Figure 11. Timing Diagram—IPBI and PCI clock (example ratio: 4:1)

#### 3.3.7.1 Non-MUXed Mode

Table 24. Non-MUXed Mode Timing

Sym	Description	Min	Max	Units	Notes	SpecID
$t_{CSA}$	PCI CLK to CS assertion	-	1.8	ns		A7.1
$t_{CSN}$	PCI CLK to CS negation	-	1.8	ns		A7.2
$t_1$	CS pulse width	$(2+WS) \cdot t_{PClk}$	$(2+WS) \cdot t_{PClk}$	ns	1	A7.3
$t_2$	ADDR valid before CS assertion	$t_{IPBck}$	$t_{PClk}$	ns		A7.4
$t_3$	ADDR hold after CS negation	$t_{IPBck}$	-	ns	2	A7.5
$t_4$	OE assertion before CS assertion	-	0.4	ns		A7.6
$t_5$	OE negation before CS negation	-	0.4	ns		A7.7
$t_6$	RW valid before CS assertion	$t_{PClk}$	-	ns		A7.8
$t_7$	RW hold after CS negation	$t_{IPBck}$	-	ns		A7.9
$t_8$	DATA output valid before CS assertion	$t_{IPBck}$	-	ns		A7.10
$t_9$	DATA output hold after CS negation	$t_{IPBck}$	-	ns		A7.11
$t_{10}$	DATA input setup before CS negation	2.8	-	ns		A7.12
$t_{11}$	DATA input hold after CS negation	0	$(DC+1) \cdot t_{PClk}$	ns		A7.13
$t_{12}$	ACK assertion after CS assertion	$t_{PClk}$	-	ns	3	A7.14
$t_{13}$	ACK negation after CS negation	-	$t_{PClk}$	ns	3	A7.15


### 3.3.7.2 Burst Mode

Table 25. Burst Mode Timing

Sym	Description	Min	Max	Units	Notes	SpecID
t <sub>CSA</sub>	PCI CLK to CS assertion	-	1.8	ns		A7.20
t <sub>CSN</sub>	PCI CLK to CS negation	-	1.8	ns		A7.21
t <sub>1</sub>	CS pulse width	$(1+WS+4^{LB*2*(32/DS)}) * t_{PCLK}$	$(1+WS+4^{LB*2*(32/DS)}) * t_{PCLK}$	ns	1,2	A7.22
t <sub>2</sub>	ADDR valid before CS assertion	t <sub>IPBCLK</sub>	t <sub>PCLK</sub>	ns		A7.23
t <sub>3</sub>	ADDR hold after CS negation	-	-0.7	ns		A7.24
t <sub>4</sub>	OE assertion before CS assertion	-	0.4	ns		A7.25
t <sub>5</sub>	OE negation before CS negation	-	0.4	ns		A7.26
t <sub>6</sub>	RW valid before CS assertion	t <sub>PCLK</sub>	-	ns		A7.27
t <sub>7</sub>	RW hold after CS negation	t <sub>PCLK</sub>	-	ns		A7.28
t <sub>8</sub>	DATA setup before rising edge of PCI	1.8	-	ns		A7.29
t <sub>9</sub>	DATA hold after rising edge of PCI	0	-	ns		A7.30
t <sub>10</sub>	DATA hold after CS negation	0	$(DC+1) * t_{PCLK}$	ns		A7.31
t <sub>11</sub>	ACK assertion after CS assertion	-	$(WS+1) * t_{PCLK}$	ns		A7.32
t <sub>12</sub>	ACK negation before CS negation	-	0.6	ns	3	A7.33
t <sub>13</sub>	ACK pulse width	$4^{LB*2*(32/DS)} * t_{PCLK}$	$4^{LB*2*(32/DS)} * t_{PCLK}$	ns	2,3	A7.34
t <sub>14</sub>	CS assertion after TS assertion	-	0.8	ns		A7.35
t <sub>15</sub>	TS pulse width	t <sub>PCLK</sub>	t <sub>PCLK</sub>	ns		A7.36

## NOTES:

- Wait States (WS) can be programmed in the Chip Select X Register, Bit field WaitP and WaitX. It can be specified 0 - 65535.
- Example:  
Long Burst is used, this means the CS related BERx and SLB bits of the Chip Select Burst Control Register are set and a burst on the internal XLB is executed. => LB = 1  
Data bus width is 8 bit. => DS = 8  
=>  $4^{1*2*(32/8)} = 32$  => ACK is asserted for 32 PCI cycles to transfer one cache line.  
Wait State is set to 10. => WS = 10  
 $1+10+32 = 43$  => CS is asserted for 43 PCI cycles.
- ACK is output and indicates the burst.



**Figure 14. Timing Diagram—MUXed Mode**

### 3.3.8 ATA

The MPC5200 ATA Controller is completely software programmable. It can be programmed to operate with ATA protocols using their respective timing, as described in the ANSI ATA-4 specification. The ATA interface is completely asynchronous in nature. Signal relationships are based on specific fixed timing in terms of timing units (nano seconds).

ATA data setup and hold times, with respect to Read/Write strobes, are software programmable inside the ATA Controller. Data setup and hold times are implemented using counters. The counters count the number of ATA clock cycles needed to meet the ANSI ATA-4 timing specifications. For details, see the ANSI ATA-4 specification [5] and how to program an ATA Controller and ATA drive for different ATA protocols and their respective timing. See the MPC5200 User Manual [1].




Figure 21. Timing Diagram—Host Terminating Ultra DMA Data In Burst




Figure 26. Timing Diagram—Drive Terminating Ultra DMA Data Out Burst

Table 30. Timing Specification ata\_isolation

Sym	Description	Min	Max	Units	SpecID
1	ata_isolation setup time	7	-	IP Bus cycles	A8.48
2	ata_isolation hold time	-	19	IP Bus cycles	A8.49





Figure 27. Timing Diagram-ATA-ISOLATION



**Figure 33. Timing Diagram — SPI Master Mode, Format 0 (CPHA = 0)**

**Table 37. Timing Specifications — SPI Slave Mode, Format 0 (CPHA = 0)**

Sym	Description	Min	Max	Units	SpecID
1	Cycle time	4	1024	IP-Bus Cycle <sup>1</sup>	A11.12
2	Clock high or low time	2	512	IP-Bus Cycle <sup>1</sup>	A11.13
3	Slave select clock delay	15.0	—	ns	A11.14
4	Output Data valid after Slave Select ( $\overline{SS}$ )	—	50.0	ns	A11.15
5	Output Data valid after SCK	—	50.0	ns	A11.16
6	Input Data setup time	50.0	—	ns	A11.17
7	Input Data hold time	0.0	—	ns	A11.18
8	Slave disable lag time	15.0	—	ns	A11.19
9	Sequential Transfer delay	1	—	IP-Bus Cycle <sup>1</sup>	A11.20

NOTES:

<sup>1</sup> Inter Peripheral Clock is defined in the MPC5200 User Manual [1].

## NOTE

Output timing was specified at a nominal 50 pF load.




Figure 39. Timing Diagram — 8,16, 24, and 32-bit CODEC / I<sup>2</sup>S Slave Mode

### 3.3.15.2 AC97 Mode

Table 44. Timing Specifications — AC97 Mode

Sym	Description	Min	Typ	Max	Units	SpecID
1	Bit Clock cycle time	—	81.4	—	ns	A15.15
2	Clock pulse high time	—	40.7	—	ns	A15.16
3	Clock pulse low time	—	40.7	—	ns	A15.17
4	Frame valid after rising clock edge	—	—	13.0	ns	A15.18
5	Output Data valid after rising clock edge	—	—	14.0	ns	A15.19
6	Input Data setup time	1.0	—	—	ns	A15.20
7	Input Data hold time	1.0	—	—	ns	A15.21

#### NOTE

Output timing was specified at a nominal 50 pF load.



Table 52. MPC5200 Pinout Listing (continued)

Name	Alias	Type	Power Supply	Output Driver Type	Input Type	Pull-up/down
PCI_TRDY		I/O	VDD_IO	PCI	PCI	
<b>Local Plus</b>						
LP_ACK		I/O	VDD_IO	DRV8	TTL	PULLUP
LP_ALE		I/O	VDD_IO	DRV8	TTL	
LP_OE		I/O	VDD_IO	DRV8	TTL	
LP_RW		I/O	VDD_IO	DRV8	TTL	
LP_TS		I/O	VDD_IO	DRV8	TTL	
LP_CS0		I/O	VDD_IO	DRV8	TTL	
LP_CS1		I/O	VDD_IO	DRV8	TTL	
LP_CS2		I/O	VDD_IO	DRV8	TTL	
LP_CS3		I/O	VDD_IO	DRV8	TTL	
LP_CS4		I/O	VDD_IO	DRV8	TTL	
LP_CS5		I/O	VDD_IO	DRV8	TTL	
<b>ATA</b>						
ATA_DACK		I/O	VDD_IO	DRV8	TTL	
ATA_DRQ		I/O	VDD_IO	DRV8	TTL	PULLDOWN
ATA_INTRQ		I/O	VDD_IO	DRV8	TTL	PULLDOWN
ATA_IOCHRDY		I/O	VDD_IO	DRV8	TTL	PULLUP
ATA_IOR		I/O	VDD_IO	DRV8	TTL	
ATA_IOW		I/O	VDD_IO	DRV8	TTL	
ATA_ISOLATION		I/O	VDD_IO	DRV8	TTL	
<b>Ethernet</b>						
ETH_0	TX, TX_EN	I/O	VDD_IO	DRV4	TTL	
ETH_1	RTS, TXD[0]	I/O	VDD_IO	DRV4	TTL	
ETH_2	USB_TXP, TX, TXD[1]	I/O	VDD_IO	DRV4	TTL	
ETH_3	USB_PRTPOWER, TXD[2]	I/O	VDD_IO	DRV4	TTL	
ETH_4	USB_SPEED, TXD[3]	I/O	VDD_IO	DRV4	TTL	
ETH_5	USB_SUSPEND, TX_ER	I/O	VDD_IO	DRV4	TTL	
ETH_6	USB_OE, RTS, MDC	I/O	VDD_IO	DRV4	TTL	
ETH_7	TXN, MDIO	I/O	VDD_IO	DRV4	TTL	

## Table 52. MPC5200 Pinout Listing (continued)

Name	Alias	Type	Power Supply	Output Driver Type	Input Type	Pull-up/down
ETH_8	RX_DV	I/O	VDD_IO	DRV4	TTL	
ETH_9	CD, RX_CLK	I/O	VDD_IO	DRV4	Schmitt	
ETH_10	CTS, COL	I/O	VDD_IO	DRV4	TTL	
ETH_11	TX_CLK	I/O	VDD_IO	DRV4	Schmitt	
ETH_12	RXD[0]	I/O	VDD_IO	DRV4	TTL	
ETH_13	USB_RXD, CTS, RXD[1]	I/O	VDD_IO	DRV4	TTL	
ETH_14	USB_RXP, UART_RX, RXD[2]	I/O	VDD_IO	DRV4	TTL	
ETH_15	USB_RXN, RX, RXD[3]	I/O	VDD_IO	DRV4	TTL	
ETH_16	USB_OVRCNT, CTS, RX_ER	I/O	VDD_IO	DRV4	TTL	
ETH_17	CD, CRS	I/O	VDD_IO	DRV4	TTL	
<b>IRDA</b>						
PSC6_0	IRDA_RX, TxD	I/O	VDD_IO	DRV4	TTL	
PSC6_1	RxD	I/O	VDD_IO	DRV4	TTL	
PSC6_2	Frame, CTS	I/O	VDD_IO	DRV4	TTL	
PSC6_3	IR_USB_CLK, BitClock, RTS	I/O	VDD_IO	DRV4	TTL	
<b>USB</b>						
USB_0	USB_OE	I/O	VDD_IO	DRV4	TTL	
USB_1	USB_TXN	I/O	VDD_IO	DRV4	TTL	
USB_2	USB_TXP	I/O	VDD_IO	DRV4	TTL	
USB_3	USB_RXD	I/O	VDD_IO	DRV4	TTL	
USB_4	USB_RXP	I/O	VDD_IO	DRV4	TTL	
USB_5	USB_RXN	I/O	VDD_IO	DRV4	TTL	
USB_6	USB_PRTWPR	I/O	VDD_IO	DRV4	TTL	
USB_7	USB_SPEED	I/O	VDD_IO	DRV4	TTL	
USB_8	USB_SUPEND	I/O	VDD_IO	DRV4	TTL	
USB_9	USB_OVRCNT	I/O	VDD_IO	DRV4	TTL	
<b>I<sup>2</sup>C</b>						
I2C_0	SCL	I/O	VDD_IO	DRV4	Schmitt	
I2C_1	SDA	I/O	VDD_IO	DRV4	Schmitt	
I2C_2	SCL	I/O	VDD_IO	DRV4	Schmitt	

## Table 52. MPC5200 Pinout Listing (continued)

Name	Alias	Type	Power Supply	Output Driver Type	Input Type	Pull-up/down
TIMER_1		I/O	VDD_IO	DRV4	TTL	
TIMER_2	MOSI	I/O	VDD_IO	DRV4	TTL	
TIMER_3	MISO	I/O	VDD_IO	DRV4	TTL	
TIMER_4	SS	I/O	VDD_IO	DRV4	TTL	
TIMER_5	SCK	I/O	VDD_IO	DRV4	TTL	
TIMER_6		I/O	VDD_IO	DRV4	TTL	
TIMER_7		I/O	VDD_IO	DRV4	TTL	
<b>Clock</b>						
SYS_XTAL_IN		Input	VDD_IO			
SYS_XTAL_OUT		Output	VDD_IO			
RTC_XTAL_IN		Input	VDD_IO			
RTC_XTAL_OUT		Output	VDD_IO			
<b>Misc</b>						
PORRESET		Input	VDD_IO	DRV4	Schmitt	
HRESET		I/O	VDD_IO	DRV8_OD <sup>1</sup>	Schmitt	
SRESET		I/O	VDD_IO	DRV8_OD <sup>1</sup>	Schmitt	
IRQ0		I/O	VDD_IO	DRV4	TTL	
IRQ1		I/O	VDD_IO	DRV4	TTL	
IRQ2		I/O	VDD_IO	DRV4	TTL	
IRQ3		I/O	VDD_IO	DRV4	TTL	
<b>Test/Configuration</b>						
SYS_PLL_TPA		I/O	VDD_IO	DRV4	TTL	
TEST_MODE_0		Input	VDD_IO	DRV4	TTL	
TEST_MODE_1		Input	VDD_IO	DRV4	TTL	
TEST_SEL_0		I/O	VDD_IO	DRV4	TTL	PULLUP
TEST_SEL_1		I/O	VDD_IO	DRV8	TTL	
JTAG_TCK	TCK	Input	VDD_IO	DRV4	TTL	PULLUP
JTAG_TDI	TDI	Input	VDD_IO	DRV4	TTL	PULLUP
JTAG_TDO	TDO	I/O	VDD_IO	DRV8	TTL	
JTAG_TMS	TMS	Input	VDD_IO	DRV4	TTL	PULLUP
JTAG_TRST	TRST	Input	VDD_IO	DRV4	TTL	PULLUP

Table 52. MPC5200 Pinout Listing (continued)

Name	Alias	Type	Power Supply	Output Driver Type	Input Type	Pull-up/down
Power and Ground						
VDD_IO		-				
VDD_MEM_IO		-				
VDD_CORE		-				
VSS_IO/CORE		-				
SYS_PLL_AVDD		-				
CORE_PLL_AVDD		-				

## NOTES:

- <sup>1</sup> All “open drain” outputs of the MPC5200 are actually regular three-state output drivers with the output data tied low and the output enable controlled. Thus, unlike a true open drain, there is a current path from the external system to the MPC5200 I/O power rail if the external signal is driven above the MPC5200 I/O power rail voltage.

## 5 System Design Information

### 5.1 Power UP/Down Sequencing

Figure 52 shows situations in sequencing the I/O VDD (VDD\_IO), Memory VDD (VDD\_IO\_MEM), PLL VDD (PLL\_AVDD), and Core VDD (VDD\_CORE).

## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### E-mail:

[support@freescale.com](mailto:support@freescale.com)

### USA/Europe or Locations Not Listed:

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.

The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005, 2006. All rights reserved.