# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	-
RAM Controllers	DDR, SDRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100Mbps (1)
SATA	-
USB	USB 1.1 (2)
Voltage - I/O	2.5V, 3.3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	-
Package / Case	272-BBGA
Supplier Device Package	272-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5200cbv400r2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 2 Features

Key features are shown below.

- MPC603e series G2\_LE core
  - Superscalar architecture
  - 760 MIPS at 400 MHz (-40 to +85 °C)
  - 16 k Instruction cache, 16 k Data cache
  - Double precision FPU
  - Instruction and Data MMU
  - Standard and Critical interrupt capability
- SDRAM / DDR Memory Interface
  - up to 132-MHz operation
  - SDRAM and DDR SDRAM support
  - 256-MByte addressing range per CS, two CS available
  - 32-bit data bus
  - Built-in initialization and refresh
- Flexible multi-function External Bus Interface
  - Supports interfacing to ROM/Flash/SRAM memories or other memory mapped devices
  - 8 programmable Chip Selects
  - Non multiplexed data access using 8/16/32 bit databus with up to 26-bit address
  - Short or Long Burst capable
  - Multiplexed data access using 8/16/32 bit databus with up to 25-bit address
- Peripheral Component Interconnect (PCI) Controller
  - Version 2.2 PCI compatibility
  - PCI initiator and target operation
  - 32-bit PCI Address/Data bus
  - 33- and 66-MHz operation
  - PCI arbitration function
- ATA Controller
  - Version 4 ATA compatible external interface-IDE Disk Drive connectivity
- BestComm DMA subsystem
  - Intelligent virtual DMA Controller
  - Dedicated DMA channels to control peripheral reception and transmission
  - Local memory (SRAM 16 kBytes)
- 6 Programmable Serial Controllers (PSC), configurable for the following:
  - UART or RS232 interface



# **3 Electrical and Thermal Characteristics**

# 3.1 DC Electrical Characteristics

## 3.1.1 Absolute Maximum Ratings

The tables in this section describe the MPC5200 DC Electrical characteristics. Table 1 gives the absolute maximum ratings.

Characteristic	Symbol	Min	Max	Unit	SpecID
Supply voltage - G2_LE core and peripheral logic	VDD_CORE	-0.3	1.8	V	D1.1
Supply voltage - I/O buffers	VDD_IO, VDD_MEM_IO	-0.3	3.6	V	D1.2
Supply voltage - System APLL	SYS_PLL_AVDD	-0.3	2.1	V	D1.3
Supply voltage - G2_LE APLL	CORE_PLL_AVDD	-0.3	2.1	V	D1.4
Input voltage (VDD_IO)	Vin	-0.3	VDD_IO + 0.3	V	D1.5
Input voltage (VDD_MEM_IO)	Vin	-0.3	VDD_MEM_IO + 0.3	V	D1.6
Input voltage overshoot	Vinos	-	1.0	V	D1.7
Input voltage undershoot	Vinus	-	1.0	V	D1.8
Storage temperature range	Tstg	-55	150	°C	D1.9

Table	1	Absolute	Maximum	Ratings <sup>1</sup>
lable	••	Absolute	waxiiiuiii	naungs

NOTES:

Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage.

# 3.1.2 Recommended Operating Conditions

Table 2 gives the recommended operating conditions.

**Table 2. Recommended Operating Conditions** 

Characteristic	Symbol	Min <sup>1</sup>	Max <sup>(1)</sup>	Unit	SpecID
Supply voltage - G2_LE core and peripheral logic	VDD_CORE	1.42	1.58	V	D2.1
Supply voltage - standard I/O buffers	VDD_IO	3.0	3.6	V	D2.2
Supply voltage - memory I/O buffers (SDR)	VDD_MEM_IO <sub>SDR</sub>	3.0	3.6	V	D2.3
Supply voltage - memory I/O buffers (DDR)	VDD_MEM_IO <sub>DDR</sub>	2.42	2.63	V	D2.4
Supply voltage - System APLL	SYS_PLL_AVDD	1.42	1.58	V	D2.5
Supply voltage - G2_LE APLL	CORE_PLL_AVDD	1.42	1.58	V	D2.6
Input voltage - standard I/O buffers	Vin	0	VDD_IO	V	D2.7
Input voltage - memory I/O buffers (SDR)	Vin <sub>SDR</sub>	0	VDD_MEM_IO <sub>SDR</sub>	V	D2.8



Characteristic	Condition	Symbol	Min	Мах	Unit	SpecID
Input leakage current	Vin = 0 or VDD_IO/VDD_IO_MEM <sub>SDR</sub>	I <sub>IN</sub>		<u>+</u> 10	μA	D3.13
	(depending on input type )					
Input leakage current	SYS_XTAL_IN Vin = 0 or VDD_IO	I <sub>IN</sub>	_	<u>+</u> 10	μA	D3.14
Input leakage current	RTC_XTAL_IN Vin = 0 or VDD_IO	I <sub>IN</sub>	_	±10	μΑ	D3.15
Input current, pullup resistor	PULLUP VDD_IO Vin = 0	I <sub>INpu</sub>	40	109	μA	D3.16
Input current, pullup resistor - memory I/O buffers	PULLUP_MEM VDD_IO_MEM <sub>SDR</sub> Vin = 0	I <sub>INpu</sub>	41	111	μA	D3.17
Input current, pulldown resistor	PULLDOWN VDD_IO Vin = VDD_IO	I <sub>INpd</sub>	36	106	μA	D3.18
Output high voltage	IOH is driver dependent <sup>2</sup> VDD_IO, VDD_IO_MEM <sub>SDR</sub>	V <sub>OH</sub>	2.4	_	V	D3.19
Output high voltage	IOH is driver dependent <sup>2</sup> VDD_IO_MEM <sub>DDR</sub>	V <sub>OHDDR</sub>	1.7	_	V	D3.20
Output low voltage	IOL is driver dependent <sup>2</sup> VDD_IO, VDD_IO_MEM <sub>SDR</sub>	V <sub>OL</sub>	—	0.4	V	D3.21
Output low voltage	IOL is driver dependent <sup>2</sup> VDD_IO_MEM <sub>DDR</sub>	V <sub>OLDDR</sub>	—	0.4	V	D3.22
DC Injection Current Per Pin <sup>3</sup>		I <sub>CS</sub>	-1.0	1.0	mA	D3.23
Capacitance	Vin = 0V, f = 1 MHz	C <sub>in</sub>		15	pF	D3.24

#### Table 3. DC Electrical Specifications (continued)

NOTES:

<sup>1</sup> Leakage current is measured with output drivers disabled and pull-up/pull-downs inactive.

<sup>2</sup> See Table 4 for the typical drive capability of a specific signal pin based on the type of output driver associated with that pin as listed in Table 52.

<sup>3</sup> All injection current is transferred to VDD\_IO/VDD\_IO\_MEM. An external load is required to dissipate this current to maintain the power supply within the specified voltage range.

Total injection current for all digital input-only and all digital input/output pins must not exceed 10 mA. Exceeding this limit can cause disruption of normal operation.

Driver Type	Supply Voltage	I <sub>ОН</sub>	I <sub>OL</sub>	Unit	SpecID
DRV4	VDD_IO = 3.3V	4	4	mA	D3.25
DRV8	VDD_IO = 3.3V	8	8	mA	D3.26

Table 4. Drive Capability of MPC5200 Output Pins



There is a separate oscillator for the independent Real-Time Clock (RTC) system.

The MPC5200 clock generation uses two phase locked loop (PLL) blocks.

- The system PLL (SYS\_PLL) takes an external reference frequency and generates the internal system clock. The system clock frequency is determined by the external reference frequency and the settings of the SYS\_PLL configuration.
- The G2\_LE core PLL (CORE\_PLL) generates a master clock for all of the CPU circuitry. The G2\_LE core clock frequency is determined by the system clock frequency and the settings of the CORE\_PLL configuration.

### 3.2.1 System Oscillator Electrical Characteristics

Characteristic	Symbol	Notes	Min	Typical	Max	Unit	SpecID
SYS_XTAL frequency	f <sub>sys_xtal</sub>		15.6	33.3	35.0	MHz	01.1
Oscillator start-up time	t <sub>up_osc</sub>			—	100	μS	01.2

 Table 8. System Oscillator Electrical Characteristics

### **3.2.2 RTC Oscillator Electrical Characteristics**

**Table 9. RTC Oscillator Electrical Characteristics** 

Characteristic	Symbol	Notes	Min	Typical	Max	Unit	SpecID
RTC_XTAL frequency	f <sub>rtc_xtal</sub>		—	32.768		kHz	O2.1

## 3.2.3 System PLL Electrical Characteristics

#### Table 10. System PLL Specifications

Characteristic	Symbol	Notes	Min	Typical	Max	Unit	SpecID
SYS_XTAL frequency	f <sub>sys_xtal</sub>	1	15.6	33.3	35.0	MHz	O3.1
SYS_XTAL cycle time	T <sub>sys_xtal</sub>	(1)	66.6	30.0	28.5	ns	O3.2
SYS_XTAL clock input jitter	t <sub>jitter</sub>	2	_	—	150	ps	O3.3
System VCO frequency	f <sub>VCOsys</sub>	(1)	250	533	800	MHz	O3.4
System PLL relock time	t <sub>lock</sub>	3	_		100	μS	O3.5

NOTES:

The SYS\_XTAL frequency and PLL Configuration bits must be chosen such that the resulting system frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies.

- <sup>2</sup> This represents total input jitter short term and long term combined and is guaranteed by design. Two different types of jitter can exist on the input to core\_sysclk, systemic and true random jitter. True random jitter is rejected, but the PLL. Systemic jitter will be passed into and through the PLL to the internal clock circuitry, directly reducing the operating frequency.
- <sup>3</sup> Relock time is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for the PLL lock after a stable Vdd and core\_sysclk are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep modes.



# 3.2.4 G2\_LE Core PLL Electrical Characteristics

The internal clocking of the G2\_LE core is generated from and synchronized to the system clock by means of a voltage-controlled core PLL.

Characteristic	Symbol	Notes	Min	Typical	Max	Unit	SpecID
G2_LE frequency	f <sub>core</sub>	1	50	—	550	MHz	O4.1
G2_LE cycle time	t <sub>core</sub>	(1)	2.85	—	40.0	ns	O4.2
G2_LE VCO frequency	f <sub>VCOcore</sub>	(1)	400	_	1200	MHz	O4.3
G2_LE input clock frequency	f <sub>XLB_CLK</sub>		25	—	367	MHz	O4.4
G2_LE input clock cycle time	t <sub>XLB_CLK</sub>		2.73	_	50.0	ns	O4.5
G2_LE input clock jitter	t <sub>jitter</sub>	2	_	—	150	ps	O4.6
G2_LE PLL relock time	t <sub>lock</sub>	3	_	—	100	μS	O4.7

Table	11.	G2_	LE	PLL	. Specifications
-------	-----	-----	----	-----	------------------

NOTES:

The XLB\_CLK frequency and G2\_LE PLL Configuration bits must be chosen such that the resulting system frequencies, CPU (core) frequency, and G2\_LE PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies.

<sup>2</sup> This represents total input jitter - short term and long term combined - and is guaranteed by design. Two different types of jitter can exist on the input to core\_sysclk, systemic and true random jitter. True random jitter is rejected, but the PLL. Systemic jitter will be passed into and through the PLL to the internal clock circuitry, directly reducing the operating frequency.

<sup>3</sup> Relock time is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for the PLL lock after a stable Vdd and core\_sysclk are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep modes.

SPI

 $I^2C$ 

J1850

PSC

**MSCAN** 

# 3.3 AC Electrical Characteristics

Hyperlinks to the indicated timing specification sections are provided below.

- AC Operating Frequency Data
   USB
- Clock AC Specifications
- Resets
- External Interrupts
- SDRAM
- PCI
- Local Plus Bus
- ATA

- GPIOs and Timers
- IEEE 1149.1 (JTAG) AC Specifications

• Ethernet

AC Test Timing Conditions:

Unless otherwise noted, all test conditions are as follows:

Sym	Description	Min	Max	Units	SpecID
t <sub>CYCLE</sub>	SYS_XTAL_IN cycle time. <sup>1</sup>	28.6	64.1	ns	A2.1
t <sub>RISE</sub>	SYS_XTAL_IN rise time.	_	5.0	ns	A2.2
t <sub>FALL</sub>	SYS_XTAL_IN fall time.	_	5.0	ns	A2.3
t <sub>DUTY</sub>	SYS_XTAL_IN duty cycle (measured at V <sub>M</sub> ). <sup>2</sup>	40.0	60.0	%	A2.4
CVIH	SYS_XTAL_IN input voltage high	2.0	_	V	A2.5
CVIL	SYS_XTAL_IN input voltage low		0.8	V	A2.6

#### Table 13. SYS\_XTAL\_IN Timing

NOTES:

**CAUTION**—The SYS\_XTAL\_IN frequency and system PLL\_CFG[0-6] settings must be chosen such that the resulting system frequencies do not exceed their respective maximum or minimum operating frequencies. See the MPC5200 User Manual [1].

<sup>2</sup> SYS\_XTAL\_IN duty cycle is measured at  $V_M$ .

### 3.3.3 Resets

The MPC5200 has three reset pins:

- **PORRESET** Power on Reset
- **HRESET** Hard Reset
- SRESET Software Reset

These signals are asynchronous I/O signals and can be asserted at any time. The input side uses a Schmitt trigger and requires the same input characteristics as other MPC5200 inputs, as specified in the DC Electrical Specifications section. Table 14 specifies the pulse widths of the Reset inputs.

#### Table 14. Reset Pulse Width

Name	Description	Min Pulse Width	Max Pulse Width	Reference Clock	SpecID
PORRESET	Power On Reset	t <sub>VDD_stable</sub> +t <sub>up_osc</sub> +t <sub>lock</sub>	—	SYS_XTAL_IN	A3.1
HRESET	Hardware Reset	4 clock cycles	—	SYS_XTAL_IN	A3.2
SRESET	Software Reset	4 clock cycles	—	SYS_XTAL_IN	A3.3

Notes:

1. For PORRESET the value of the minimum pulse width reflects the power on sequence. If PORRESET is asserted afterwards its minimum pulse width equals the minimum given for HRESET related to the same reference clock.

- 2. The t<sub>VDD\_stable</sub> describes the time which is needed to get all power supplies stable.
- 3. For t<sub>lock</sub>, refer to the Oscillator/PLL section of this specification for further details.

4. For tup osc, refer to the Oscillator/PLL section of this specification for further details.

5. Following the deassertion of PORRESET, HRESET and SRESET remain low for 4096 reference clock cycles.

6. The deassertion of HRESET for at least the minimum pulse width forces the internal resets to be active for an additional 4096 clock cycles.

#### NOTE

As long as VDD is not stable the HRESET output is not stable.





Sample position A: data are sampled on the expected edge of MEM\_CLK, the MDQS signal indicate the valid data Sample position B: data are sampled on a later edge of MEM\_CLK, SDRAM controller is waiting for the valid MDQS signal NOTE: Control Signals signals are composed of RAS, CAS, MEM\_WE, MEM\_CS, MEM\_CS1 and CLK\_EN



MPC5200 Data Sheet, Rev. 4



# 3.3.7 Local Plus Bus

The Local Plus Bus is the external bus interface of the MPC5200. Maximum eight configurable Chip-selects are provided. There are two main modes of operation: non-MUXed (Legacy and Burst) and MUXED. The reference clock is the PCI CLK. The maximum bus frequency is 66 MHz.

Definition of Acronyms and Terms: WS = Wait State DC = Dead Cycle LB = Long Burst DS = Data size in Byte tPCIck = PCI clock period tIPBIck = IPBI clock period





### 3.3.7.1 Non-MUXed Mode

Sym	Description	Min	Мах	Units	Notes	SpecID
t <sub>CSA</sub>	PCI CLK to CS assertion	-	1.8	ns		A7.1
t <sub>CSN</sub>	PCI CLK to CS negation	-	1.8	ns		A7.2
t <sub>1</sub>	CS pulse width	(2+WS)*t <sub>PClck</sub>	(2+WS)*t <sub>PCIck</sub>	ns	1	A7.3
t <sub>2</sub>	ADDR valid before CS assertion	t <sub>IPBIck</sub>	t <sub>PClck</sub>	ns		A7.4
t <sub>3</sub>	ADDR hold after CS negation	t <sub>IPBIck</sub>	-	ns	2	A7.5
t <sub>4</sub>	OE assertion before CS assertion	-	0.4	ns		A7.6
t <sub>5</sub>	OE negation before CS negation	-	0.4	ns		A7.7
t <sub>6</sub>	RW valid before CS assertion	t <sub>PClck</sub>	-	ns		A7.8
t <sub>7</sub>	RW hold after CS negation	t <sub>IPBIck</sub>	-	ns		A7.9
t <sub>8</sub>	DATA output valid before CS assertion	t <sub>IPBIck</sub>	-	ns		A7.10
t <sub>9</sub>	DATA output hold after CS negation	t <sub>IPBIck</sub>	-	ns		A7.11
t <sub>10</sub>	DATA input setup before CS negation	2.8	-	ns		A7.12
t <sub>11</sub>	DATA input hold after CS negation	0	(DC+1)*t <sub>PClck</sub>	ns		A7.13
t <sub>12</sub>	ACK assertion after CS assertion	t <sub>PClck</sub>	-	ns	3	A7.14
t <sub>13</sub>	ACK negation after CS negation	-	t <sub>PClck</sub>	ns	3	A7.15

The MPC5200 ATA Host Controller design makes data available coincidentally with the active edge of the WRITE strobe in PIO and Multiword DMA modes.

- Write data is latched by the drive at the inactive edge of the WRITE strobe. This gives ample setup-time beyond that required by the ATA-4 specification.
- Data is held unchanged until the next active edge of the WRITE strobe. This gives ample hold-time beyond that required by the ATA-4 specification.

All ATA transfers are programmed in terms of system clock cycles (IP bus clocks) in the ATA Host Controller timing registers. This puts constraints on the ATA protocols and their respective timing modes in which the ATA Controller can communicate with the drive.

Faster ATA modes (i.e., UDMA 0, 1, 2) are supported when the system is running at a sufficient frequency to provide adequate data transfer rates. Adequate data transfer rates are a function of the following:

- The MPC5200 operating frequency (IP bus clock frequency)
- Internal MPC5200 bus latencies
- Other system load dependent variables

The ATA clock is the same frequency as the IP bus clock in MPC5200. See the MPC5200 User Manual [1].

#### NOTE

All output timing numbers are specified for nominal 50 pF loads.

	PIO Timing Parameter	Min/Max (ns)	Mode 0 (ns)	Mode 1 (ns)	Mode 2 (ns)	Mode 3 (ns)	Mode 4 (ns)	SpecID
tO	Cycle Time	min	600	383	240	180	120	A8.1
t1	Address valid to DIOR/DIOW setup	min	70	50	30	30	25	A8.2
t2	DIOR/DIOW pulse width 16-bit 8-bit	min min	165 290	125 290	100 290	80 80	70 70	A8.3
t2i	DIOR/DIOW recovery time	min	_		_	70	25	A8.4
t3	DIOW data setup	min	60	45	30	30	20	A8.5
t4	DIOW data hold	min	30	20	15	10	10	A8.6
t5	DIOR data setup	min	50	35	20	20	20	A8.7
t6	DIOR data hold	min	5	5	5	5	5	A8.8
t9	DIOR/DIOW to address valid hold	min	20	15	10	10	10	A8.9
tA	IORDY setup	max	35	35	35	35	35	A8.10
tB	IORDY pulse width	max	1250	1250	1250	1250	1250	A8.11

 Table 27. PIO Mode Timing Specifications



**NOTE** Output timing was specified at a nominal 50 pF load.





### 3.3.11 SPI

#### Table 36. Timing Specifications — SPI Master Mode, Format 0 (CPHA = 0)

Sym	Description	Min	Мах	Units	SpecID
1	Cycle time	4	1024	IP-Bus Cycle <sup>1</sup>	A11.1
2	Clock high or low time	2	512	IP-Bus Cycle <sup>1</sup>	A11.2
3	Slave select clock delay	15.0	_	ns	A11.3
4	Output Data valid after Slave Select (SS)	_	20.0	ns	A11.4
5	Output Data valid after SCK	_	20.0	ns	A11.5
6	Input Data setup time	20.0	_	ns	A11.6
7	Input Data hold time	20.0	_	ns	A11.7
8	Slave disable lag time	15.0	_	ns	A11.8
9	Sequential transfer delay	1	_	IP-Bus Cycle <sup>1</sup>	A11.9
10	Clock falling time	_	7.9	ns	A11.10
11	Clock rising time	—	7.9	ns	A11.11

NOTES:

Inter Peripheral Clock is defined in the MPC5200 User Manual [1].

#### NOTE

MPC5200 Data Sheet, Rev. 4



**Electrical and Thermal Characteristics** 



Figure 35. Timing Diagram — SPI Master Mode, Format 1 (CPHA = 1)

Sym	Description	Min	Max	Units	SpecID
1	Cycle time	4	1024	IP-Bus Cycle <sup>1</sup>	A11.31
2	Clock high or low time	2	512	IP-Bus Cycle <sup>1</sup>	A11.32
3	Slave select clock delay	15.0	—	ns	A11.33
4	Output data valid	—	50.0	ns	A11.34
5	Input Data setup time	50.0	_	ns	A11.35
6	Input Data hold time	0.0	—	ns	A11.36
7	Slave disable lag time	15.0	—	ns	A11.37
8	Sequential Transfer delay	1	—	IP-Bus Cycle <sup>1</sup>	A11.38

NOTES: <sup>1</sup> Inter Peripheral Clock is defined in the MPC5200 User Manual [1].

### NOTE



## 3.3.15 PSC

# 3.3.15.1 Codec Mode (8,16,24 and 32-bit) / $I^2S$ Mode

Table 42. Timing Specifications—8,16, 24 and 32-bit CODEC / I<sup>2</sup>S Master Mode

Sym	Description	Min	Тур	Max	Units	SpecID
1	Bit Clock cycle time, programmed in CCS register	40.0	_	_	ns	A15.1
2	Clock pulse width	_	50	_	%1	A15.2
3	Bit Clock fall time	—	—	7.9	ns	A15.3
4	Bit Clock rise time	—	—	7.9	ns	A15.4
5	FrameSync valid after clock edge	—	—	8.4	ns	A15.5
6	FrameSync invalid after clock edge	—	—	8.4	ns	A15.6
7	Output Data valid after clock edge	—	—	9.3	ns	A15.7
8	Input Data setup time	6.0	—	—	ns	A15.8

NOTES: <sup>1</sup> Bit Clock cycle time

#### NOTE



### 3.3.15.4 SPI Mode

Sym	Description	Min	Max	Units	SpecID
1	SCK cycle time, programable in the PSC CCS register	30.0	_	ns	A15.26
2	SCK pulse width, 50% SCK cycle time	15.0	_	ns	A15.27
3	Slave select clock delay, programable in the PSC CCS register	30.0	_	ns	A15.28
4	Output Data valid after Slave Select (SS)	_	8.9	ns	A15.29
5	Output Data valid after SCK		8.9	ns	A15.30
6	Input Data setup time	6.0	_	ns	A15.31
7	Input Data hold time	1.0	_	ns	A15.32
8	Slave disable lag time	_	8.9	ns	A15.33
9	Sequential Transfer delay, programable in the PSC CTUR / CTLR register	15.0	_	ns	A15.34
10	Clock falling time	_	7.9	ns	A15.35
11	Clock rising time	_	7.9	ns	A15.36

Table 46. Timing Specifications — SPI Master Mode, Format 0 (CPHA = 0)

#### NOTE

Output timing was specified at a nominal 50 pF load.



Figure 42. Timing Diagram — SPI Master Mode, Format 0 (CPHA = 0)

MPC5200 Data Sheet, Rev. 4



Sym	Description	Min	Max	Units	SpecID
1	SCK cycle time, programable in the PSC CCS register	30.0	_	ns	A15.37
2	SCK pulse width, 50% SCK cycle time	15.0		ns	A15.38
3	Slave select clock delay	1.0	_	ns	A15.39
4	Input Data setup time	1.0		ns	A15.40
5	Input Data hold time	1.0		ns	A15.41
6	Output data valid after SS	_	14.0	ns	A15.42
7	Output data valid after SCK	_	14.0	ns	A15.43
8	Slave disable lag time	0.0	_	ns	A15.44
9	Minimum Sequential Transfer delay = 2 * IP Bus clock cycle time	30.0		_	A15.45

#### Table 47. Timing Specifications — SPI Slave Mode, Format 0 (CPHA = 0)

#### NOTE

Output timing was specified at a nominal 50 pF load.



Figure 43. Timing Diagram — SPI Slave Mode, Format 0 (CPHA = 0)

MPC5200 Data Sheet, Rev. 4



Sym	Description	Min	Max	Units	SpecID
1	SCK cycle time, programable in the PSC CCS register	30.0		ns	A15.56
2	SCK pulse width, 50% SCK cycle time	15.0	_	ns	A15.57
3	Slave select clock delay	0.0	—	ns	A15.58
4	Output data valid		14.0	ns	A15.59
5	Input Data setup time	2.0	_	ns	A15.60
6	Input Data hold time	1.0	—	ns	A15.61
7	Slave disable lag time	0.0	—	ns	A15.62
8	Minimum Sequential Transfer delay = 2 * IP-Bus clock cycle time	30.0	—	ns	A15.63

#### Table 49. Timing Specifications — SPI Slave Mode, Format 1 (CPHA = 1)

### NOTE



Figure 45. Timing Diagram — SPI Slave Mode, Format 1 (CPHA = 1)





## 3.3.16 GPIOs and Timers

### 3.3.16.1 General and Asynchronous Signals

The MPC5200 contains several sets if I/Os that do not require special setup, hold, or valid requirements. Most of these are asynchronous to the system clock. The following numbers are provided for test and validation purposes only, and they assume a 133 MHz internal bus frequency.

Figure 46 shows the GPIO Timing Diagram. Table 50 gives the timing specifications.

Sym	Description	Min	Мах	Units	SpecID
t <sub>CK</sub>	Clock Period	7.52		ns	A16.1
t <sub>IS</sub>	Input Setup for Async Signal	12		ns	A16.2
t <sub>IH</sub>	Input Hold for Async Signals	1	_	ns	A16.3
t <sub>DV</sub>	Output Valid	—	15.33	ns	A16.4
t <sub>DH</sub>	Output Hold	1		ns	A16.5





Figure 46. Timing Diagram—Asynchronous Signals



**Package Description** 

	Table 52.	MPC5200	<b>Pinout Listing</b>	(continued)
--	-----------	---------	-----------------------	-------------

Name	Alias	Туре	Power Supply	Output Driver Type	Input Type	Pull-up/ down		
PCI_TRDY		I/O	VDD_IO	PCI	PCI			
Local Plus								
LP_ACK		I/O	VDD_IO	DRV8	TTL	PULLUP		
LP_ALE		I/O	VDD_IO	DRV8	TTL			
LP_OE		I/O	VDD_IO	DRV8	TTL			
LP_RW		I/O	VDD_IO	DRV8	TTL			
LP_TS		I/O	VDD_IO	DRV8	TTL			
LP_CS0		I/O	VDD_IO	DRV8	TTL			
LP_CS1		I/O	VDD_IO	DRV8	TTL			
LP_CS2		I/O	VDD_IO	DRV8	TTL			
LP_CS3		I/O	VDD_IO	DRV8	TTL			
LP_CS4		I/O	VDD_IO	DRV8	TTL			
LP_CS5		I/O	VDD_IO	DRV8	TTL			
			ATA					
ATA_DACK		I/O	VDD_IO	DRV8	TTL			
ATA_DRQ		I/O	VDD_IO	DRV8	TTL	PULLDOWN		
ATA_INTRQ		I/O	VDD_IO	DRV8	TTL	PULLDOWN		
ATA_IOCHRDY		I/O	VDD_IO	DRV8	TTL	PULLUP		
ATA_IOR		I/O	VDD_IO	DRV8	TTL			
ATA_IOW		I/O	VDD_IO	DRV8	TTL			
ATA_ISOLATION		I/O	VDD_IO	DRV8	TTL			
			Ethernet					
ETH_0	TX, TX_EN	I/O	VDD_IO	DRV4	TTL			
ETH_1	RTS, TXD[0]	I/O	VDD_IO	DRV4	TTL			
ETH_2	USB_TXP, TX, TXD[1]	I/O	VDD_IO	DRV4	TTL			
ETH_3	USB_PRTPWR, TXD[2]	I/O	VDD_IO	DRV4	TTL			
ETH_4	USB_SPEED, TXD[3]	I/O	VDD_IO	DRV4	TTL			
ETH_5	USB_SUPEND, TX_ER	I/O	VDD_IO	DRV4	TTL			
ETH_6	USB_OE, RTS, MDC	I/O	VDD_IO	DRV4	TTL			
ETH_7	TXN, MDIO	I/O	VDD_IO	DRV4	TTL			

MPC5200 Data Sheet, Rev. 4



Package Description

#### Table 52. MPC5200 Pinout Listing (continued)

Name	Alias	Туре	Power Supply	Output Driver Type	Input Type	Pull-up/ down
TIMER_1		I/O	VDD_IO	DRV4	TTL	
TIMER_2	MOSI	I/O	VDD_IO	DRV4	TTL	
TIMER_3	MISO	I/O	VDD_IO	DRV4	TTL	
TIMER_4	SS	I/O	VDD_IO	DRV4	TTL	
TIMER_5	SCK	I/O	VDD_IO	DRV4	TTL	
TIMER_6		I/O	VDD_IO	DRV4	TTL	
TIMER_7		I/O	VDD_IO	DRV4	TTL	
			Clock			
SYS_XTAL_IN		Input	VDD_IO			
SYS_XTAL_OUT		Output	VDD_IO			
RTC_XTAL_IN		Input	VDD_IO			
RTC_XTAL_OUT		Output	VDD_IO			
			Misc			
PORRESET		Input	VDD_IO	DRV4	Schmitt	
HRESET		I/O	VDD_IO	DRV8_OD <sup>1</sup>	Schmitt	
SRESET		I/O	VDD_IO	DRV8_OD <sup>1</sup>	Schmitt	
IRQ0		I/O	VDD_IO	DRV4	TTL	
IRQ1		I/O	VDD_IO	DRV4	TTL	
IRQ2		I/O	VDD_IO	DRV4	TTL	
IRQ3		I/O	VDD_IO	DRV4	TTL	
		Tes	t/Configuration			
SYS_PLL_TPA		I/O	VDD_IO	DRV4	TTL	
TEST_MODE_0		Input	VDD_IO	DRV4	TTL	
TEST_MODE_1		Input	VDD_IO	DRV4	TTL	
TEST_SEL_0		I/O	VDD_IO	DRV4	TTL	PULLUP
TEST_SEL_1		I/O	VDD_IO	DRV8	TTL	
JTAG_TCK	ТСК	Input	VDD_IO	DRV4	TTL	PULLUP
JTAG_TDI	TDI	Input	VDD_IO	DRV4	TTL	PULLUP
JTAG_TDO	TDO	I/O	VDD_IO	DRV8	TTL	
JTAG_TMS	TMS	Input	VDD_IO	DRV4	TTL	PULLUP
JTAG_TRST	TRST	Input	VDD_IO	DRV4	TTL	PULLUP



#### **System Design Information**

Name	Alias	Туре	Power Supply	Output Driver Type	Input Type	Pull-up/ down		
	Power and Ground							
VDD_IO		-						
VDD_MEM_IO		-						
VDD_CORE		-						
VSS_IO/CORE		-						
SYS_PLL_AVDD		-						
CORE_PLL_AVDD		-						

#### Table 52. MPC5200 Pinout Listing (continued)

NOTES:

All "open drain" outputs of the MPC5200 are actually regular three-state output drivers with the output data tied low and the output enable controlled. Thus, unlike a true open drain, there is a current path from the external system to the MPC5200 I/O power rail if the external signal is driven above the MPC5200 I/O power rail voltage.

# 5 System Design Information

# 5.1 Power UP/Down Sequencing

Figure 52 shows situations in sequencing the I/O VDD (VDD\_IO), Memory VDD (VDD\_IO\_MEM), PLL VDD (PLL\_AVDD), and Core VDD (VDD\_CORE).





Figure 54. PORRESET vs. JTAG\_TRST

### 5.4.1.2 Connecting JTAG\_TRST

The wiring of the JTAG\_TRST depends on the existence of a board-related debug interface (see Table 53 below).

Normally this interface is implemented, using a COP (common on-chip processor) connector. The COP allows a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the MPC5200.

### 5.4.2 G2\_LE COP/BDM Interface

There are two possibilities to connect the JTAG interface: using it with a COP connector and without a COP connector.

### 5.4.2.1 Boards interfacing the JTAG port via a COP connector

The MPC5200 functional pin interface and internal logic provides access to the embedded G2\_LE processor core through the Freescale (formerly Motorola) standard COP/BDM interface. Table 53 gives the COP/BDM interface signals. The pin order shown reflects only the COP/BDM connector order.

BDM Pin #	MPC5200 I/O Pin	BDM Connector	Internal PullUp/Down	External PullUp/Down	I/O <sup>1</sup>
16	—	GND	_	_	—
15	TEST_SEL_0	ckstp_out	_	_	I
14	—	KEY		_	—
13	HRESET	hreset		10k Pull-Up	0
12	—	GND	_	_	—
11	SRESET	sreset		10k Pull-Up	0
10	—	N/C	—	_	—
9	JTAG_TMS	tms	100k Pull-Up	10k Pull-Up	0

Table 53. COP/BDM Interface Signals