




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                    |
| Core Processor             | -                                                                                                                                                         |
| Core Size                  | -                                                                                                                                                         |
| Speed                      | -                                                                                                                                                         |
| Connectivity               | -                                                                                                                                                         |
| Peripherals                | -                                                                                                                                                         |
| Number of I/O              | -                                                                                                                                                         |
| Program Memory Size        | -                                                                                                                                                         |
| Program Memory Type        | -                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                         |
| RAM Size                   | -                                                                                                                                                         |
| Voltage - Supply (Vcc/Vdd) | -                                                                                                                                                         |
| Data Converters            | -                                                                                                                                                         |
| Oscillator Type            | -                                                                                                                                                         |
| Operating Temperature      | -                                                                                                                                                         |
| Mounting Type              | -                                                                                                                                                         |
| Package / Case             | -                                                                                                                                                         |
| Supplier Device Package    | -                                                                                                                                                         |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5200cvr400">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5200cvr400</a> |

## Features

- Test/Debug features
  - JTAG (IEEE 1149.1 test access port)
  - Common On-chip Processor (COP) debug port
- On-board PLL and clock generation

Figure 1 shows a simplified MPC5200 block diagram.

**Table 2. Recommended Operating Conditions (continued)**

| Characteristic                                            | Symbol             | Min <sup>1</sup> | Max <sup>(1)</sup>        | Unit | SpecID |
|-----------------------------------------------------------|--------------------|------------------|---------------------------|------|--------|
| Input voltage - memory I/O buffers (DDR)                  | V <sub>inDDR</sub> | 0                | VDD_MEM_IO <sub>DDR</sub> | V    | D2.9   |
| Ambient operating temperature range <sup>2</sup>          | T <sub>A</sub>     | -40              | +85                       | °C   | D2.10  |
| Extended ambient operating temperature range <sup>3</sup> | T <sub>Aext</sub>  | -40              | +105                      | °C   | D2.11  |
| Die junction operating temperature range                  | T <sub>j</sub>     | -40              | +115                      | °C   | D2.12  |
| Extended die junction operating temperature range         | T <sub>jext</sub>  | -40              | +125                      | °C   | D2.13  |

**NOTES:**
<sup>1</sup> These are recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

<sup>2</sup> Maximum G2\_LE core operating frequency is 400 MHz

<sup>3</sup> Maximum G2\_LE core operating frequency is 264 MHz

### 3.1.3 DC Electrical Specifications

Table 3 gives the DC Electrical characteristics for the MPC5200 at recommended operating conditions (see Table 2).

**Table 3. DC Electrical Specifications**

| Characteristic     | Condition                                            | Symbol           | Min | Max | Unit | SpecID |
|--------------------|------------------------------------------------------|------------------|-----|-----|------|--------|
| Input high voltage | Input type = TTL<br>VDD_IO/VDD_MEM_IO <sub>SDR</sub> | V <sub>IH</sub>  | 2.0 | —   | V    | D3.1   |
| Input high voltage | Input type = TTL<br>VDD_MEM_IO <sub>DDR</sub>        | V <sub>IH</sub>  | 1.7 | —   | V    | D3.2   |
| Input high voltage | Input type = PCI<br>VDD_IO                           | V <sub>IH</sub>  | 2.0 | —   | V    | D3.3   |
| Input high voltage | Input type = SCHMITT<br>VDD_IO                       | V <sub>IH</sub>  | 2.0 | —   | V    | D3.4   |
| Input high voltage | SYS_XTAL_IN                                          | CV <sub>IH</sub> | 2.0 | —   | V    | D3.5   |
| Input high voltage | RTC_XTAL_IN                                          | CV <sub>IH</sub> | 2.0 | —   | V    | D3.6   |
| Input low voltage  | Input type = TTL<br>VDD_IO/VDD_MEM_IO <sub>SDR</sub> | V <sub>IL</sub>  | —   | 0.8 | V    | D3.7   |
| Input low voltage  | Input type = TTL<br>VDD_MEM_IO <sub>DDR</sub>        | V <sub>IL</sub>  | —   | 0.7 | V    | D3.8   |
| Input low voltage  | Input type = PCI<br>VDD_IO                           | V <sub>IL</sub>  | —   | 0.8 | V    | D3.9   |
| Input low voltage  | Input type = SCHMITT<br>VDD_IO                       | V <sub>IL</sub>  | —   | 0.8 | V    | D3.10  |
| Input low voltage  | SYS_XTAL_IN                                          | CV <sub>IL</sub> | —   | 0.8 | V    | D3.11  |
| Input low voltage  | RTC_XTAL_IN                                          | CV <sub>IL</sub> | —   | 0.8 | V    | D3.12  |

**NOTE**


Beware of changing the values on the pins of the reset configuration word after the deassertion of PORRESET. This may cause problems because it may change the internal clock ratios and so extend the PLL locking process.

### 3.3.4 External Interrupts

The MPC5200 provides three different kinds of external interrupts:

- Four IRQ interrupts
- Eight GPIO interrupts with simple interrupt capability (not available in power-down mode)
- Eight WakeUp interrupts (special GPIO pins)

The propagation of these three kinds of interrupts to the core is shown in the following graphic:



**Figure 4. External interrupt scheme**

Due to synchronization, prioritization, and mapping of external interrupt sources, the propagation of external interrupts to the core processor is delayed by several IP\_CLK clock cycles. The following table specifies the interrupt latencies in IP\_CLK cycles. The IP\_CLK frequency is programmable in the Clock Distribution Module (see Note Table 16).

**Table 16. External interrupt latencies**


| Interrupt Type     | Pin Name | Clock Cycles | Reference Clock | Core Interrupt  | SpecID |
|--------------------|----------|--------------|-----------------|-----------------|--------|
| Interrupt Requests | IRQ0     | 10           | IP_CLK          | critical (cint) | A4.1   |
|                    | IRQ0     | 10           | IP_CLK          | normal (int)    | A4.2   |
|                    | IRQ1     | 10           | IP_CLK          | normal (int)    | A4.3   |
|                    | IRQ2     | 10           | IP_CLK          | normal (int)    | A4.5   |
|                    | IRQ3     | 10           | IP_CLK          | normal (int)    | A4.6   |

### 3.3.5 SDRAM

#### 3.3.5.1 Memory Interface Timing-Standard SDRAM Read Command

Table 18. Standard SDRAM Memory Read Timing

| Sym                          | Description                                                         | Min                                | Max                                | Units | SpecID |
|------------------------------|---------------------------------------------------------------------|------------------------------------|------------------------------------|-------|--------|
| $t_{\text{mem\_clk}}$        | MEM_CLK period                                                      | 7.5                                | —                                  | ns    | A5.1   |
| $t_{\text{valid}}$           | Control Signals, Address and MBA Valid after rising edge of MEM_CLK | —                                  | $t_{\text{mem\_clk}} * 0.5 + 0.4$  | ns    | A5.2   |
| $t_{\text{hold}}$            | Control Signals, Address and MBA Hold after rising edge of MEM_CLK  | $t_{\text{mem\_clk}} * 0.5$        | —                                  | ns    | A5.3   |
| $\text{DM}_{\text{valid}}$   | DQM valid after rising edge of MEM_CLK                              | —                                  | $t_{\text{mem\_clk}} * 0.25 + 0.4$ | ns    | A5.4   |
| $\text{DM}_{\text{hold}}$    | DQM hold after rising edge of MEM_CLK                               | $t_{\text{mem\_clk}} * 0.25 - 0.7$ | —                                  | ns    | A5.5   |
| $\text{data}_{\text{setup}}$ | MDQ setup to rising edge of MEM_CLK                                 | —                                  | 0.3                                | ns    | A5.6   |
| $\text{data}_{\text{hold}}$  | MDQ hold after rising edge of MEM_CLK                               | 0.2                                | —                                  | ns    | A5.7   |



NOTE: Control Signals are composed of RAS, CAS,  $\overline{\text{MEM\_WE}}$ ,  $\overline{\text{MEM\_CS}}$ ,  $\overline{\text{MEM\_CS1}}$  and CLK\_EN

Figure 5. Timing Diagram—Standard SDRAM Memory Read Timing

#### 3.3.5.2 Memory Interface Timing-Standard SDRAM Write Command

In Standard SDRAM, all signals are activated on the Mem\_clk from the Memory Controller and captured on the Mem\_clk clock at the memory device.

Table 23. PCI Timing Parameters

| Sym            | Description                                | 66 MHz |     | 33 MHz |     | Units | Notes | SpecID |
|----------------|--------------------------------------------|--------|-----|--------|-----|-------|-------|--------|
|                |                                            | Min    | Max | Min    | Max |       |       |        |
| $T_{val}$      | CLK to Signal Valid Delay - bused signals  | 2      | 6   | 2      | 11  | ns    | 1,2,3 | A6.5   |
| $T_{val}(ptp)$ | CLK to Signal Valid Delay - point to point | 2      | 6   | 2      | 12  | ns    | 1,2,3 | A6.6   |
| $T_{on}$       | Float to Active Delay                      | 2      |     | 2      |     | ns    | 1     | A6.7   |
| $T_{off}$      | Active to Float Delay                      |        | 14  |        | 28  | ns    | 1     | A6.8   |
| $T_{su}$       | Input Setup Time to CLK - bused signals    | 3      |     | 7      |     | ns    | 3,4   | A6.9   |
| $T_{su}(ptp)$  | Input Setup Time to CLK - point to point   | 5      |     | 10,12  |     | ns    | 3,4   | A6.10  |
| $T_h$          | Input Hold Time from CLK                   | 0      |     | 0      |     | ns    | 4     | A6.11  |

## NOTES:

1. See the timing measurement conditions in the PCI Local Bus Specification [4]. It is important that all driven signal transitions drive to their Voh or Vol level within one Tcyc.
2. Minimum times are measured at the package pin with the load circuit, and maximum times are measured with the load circuit as shown in the PCI Local Bus Specification [4].
3. REQ# and GNT# are point-to-point signals and have different input setup times than do bused signals. GNT# and REQ# have a setup of 5 ns at 66 MHz. All other signals are bused.
4. See the timing measurement conditions in the PCI Local Bus Specification [4].

For Measurement and Test Conditions, see the PCI Local Bus Specification [4].

### 3.3.7 Local Plus Bus

The Local Plus Bus is the external bus interface of the MPC5200. Maximum eight configurable Chip-selects are provided. There are two main modes of operation: non-MUXed (Legacy and Burst) and MUXED. The reference clock is the PCI CLK. The maximum bus frequency is 66 MHz.

Definition of Acronyms and Terms:

WS = Wait State

DC = Dead Cycle

LB = Long Burst

DS = Data size in Byte

$t_{PClk}$  = PCI clock period

$t_{IPBck}$  = IPBI clock period




Figure 11. Timing Diagram—IPBI and PCI clock (example ratio: 4:1)

#### 3.3.7.1 Non-MUXed Mode

Table 24. Non-MUXed Mode Timing

| Sym       | Description                           | Min                     | Max                     | Units | Notes | SpecID |
|-----------|---------------------------------------|-------------------------|-------------------------|-------|-------|--------|
| $t_{CSA}$ | PCI CLK to CS assertion               | -                       | 1.8                     | ns    |       | A7.1   |
| $t_{CSN}$ | PCI CLK to CS negation                | -                       | 1.8                     | ns    |       | A7.2   |
| $t_1$     | CS pulse width                        | $(2+WS) \cdot t_{PClk}$ | $(2+WS) \cdot t_{PClk}$ | ns    | 1     | A7.3   |
| $t_2$     | ADDR valid before CS assertion        | $t_{IPBck}$             | $t_{PClk}$              | ns    |       | A7.4   |
| $t_3$     | ADDR hold after CS negation           | $t_{IPBck}$             | -                       | ns    | 2     | A7.5   |
| $t_4$     | OE assertion before CS assertion      | -                       | 0.4                     | ns    |       | A7.6   |
| $t_5$     | OE negation before CS negation        | -                       | 0.4                     | ns    |       | A7.7   |
| $t_6$     | RW valid before CS assertion          | $t_{PClk}$              | -                       | ns    |       | A7.8   |
| $t_7$     | RW hold after CS negation             | $t_{IPBck}$             | -                       | ns    |       | A7.9   |
| $t_8$     | DATA output valid before CS assertion | $t_{IPBck}$             | -                       | ns    |       | A7.10  |
| $t_9$     | DATA output hold after CS negation    | $t_{IPBck}$             | -                       | ns    |       | A7.11  |
| $t_{10}$  | DATA input setup before CS negation   | 2.8                     | -                       | ns    |       | A7.12  |
| $t_{11}$  | DATA input hold after CS negation     | 0                       | $(DC+1) \cdot t_{PClk}$ | ns    |       | A7.13  |
| $t_{12}$  | ACK assertion after CS assertion      | $t_{PClk}$              | -                       | ns    | 3     | A7.14  |
| $t_{13}$  | ACK negation after CS negation        | -                       | $t_{PClk}$              | ns    | 3     | A7.15  |

### 3.3.7.3 MUXed Mode

Table 26. MUXed Mode Timing

| Sym        | Description                                        | Min                     | Max                     | Units | Notes | SpecID |
|------------|----------------------------------------------------|-------------------------|-------------------------|-------|-------|--------|
| $t_{CSA}$  | PCI CLK to CS assertion                            | -                       | 1.8                     | ns    |       | A7.15  |
| $t_{CSN}$  | PCI CLK to CS negation                             | -                       | 1.8                     | ns    |       | A7.16  |
| $t_{ALEA}$ | PCI CLK to ALE assertion                           | -                       | 1                       | ns    |       | A7.16  |
| $t_1$      | ALE assertion before Address, Bank, TSIZ assertion | -                       | 0.8                     | ns    |       | A7.17  |
| $t_2$      | CS assertion before Address, Bank, TSIZ negation   | -                       | 0.7                     | ns    |       | A7.18  |
| $t_3$      | CS assertion before Data wr valid                  | -                       | 0.7                     | ns    |       | A7.19  |
| $t_4$      | Data wr hold after CS negation                     | $t_{IPBck}$             | -                       | ns    |       | A7.20  |
| $t_5$      | Data rd setup before CS negation                   | 2.8                     | -                       | ns    |       | A7.21  |
| $t_6$      | Data rd hold after CS negation                     | 0                       | $(DC+1) \cdot t_{Pclk}$ | ns    | 1     | A7.22  |
| $t_7$      | ALE pulse width                                    | -                       | $t_{Pclk}$              | ns    |       | A7.23  |
| $t_{TSA}$  | CS assertion after TS assertion                    | -                       | 0.8                     | ns    |       | A7.24  |
| $t_8$      | TS pulse width                                     | -                       | $t_{Pclk}$              | ns    |       | A7.24  |
| $t_9$      | CS pulse width                                     | $(2+WS) \cdot t_{Pclk}$ | $(2+WS) \cdot t_{Pclk}$ | ns    |       | A7.25  |
| $t_{OEA}$  | OE assertion before CS assertion                   | -                       | 0.4                     | ns    |       | A7.26  |
| $t_{OEN}$  | OE negation before CS negation                     | -                       | 0.4                     | ns    |       | A7.27  |
| $t_{10}$   | RW assertion before ALE assertion                  | $t_{IPBck}$             | -                       | ns    |       | A7.26  |
| $t_{11}$   | RW negation after CS negation                      | -                       | $t_{Pclk}$              | ns    |       | A7.27  |
| $t_{12}$   | ACK assertion after CS assertion                   | $t_{IPBck}$             | -                       | ns    | 2     | A7.28  |
| $t_{13}$   | ACK negation after CS negation                     | -                       | $t_{Pclk}$              | ns    | 2     | A7.28  |

Note:

1. ACK can shorten the CS pulse width.  
Wait States (WS) can be programmed in the Chip Select X Register, Bit field WaitP and WaitX. It can be specified 0 - 65535.
2. ACK is input and can be used to shorten the CS pulse width.






Figure 15. PIO Mode Timing

Table 28. Multiword DMA Timing Specifications

|     | Multiword DMA Timing Parameters                           | Min/Max | Mode 0(ns) | Mode 1(ns) | Mode 2(ns) | SpecID |
|-----|-----------------------------------------------------------|---------|------------|------------|------------|--------|
| t0  | Cycle Time                                                | min     | 480        | 150        | 120        | A8.12  |
| tC  | DMACK to DMARQ delay                                      | max     | —          | —          | —          | A8.13  |
| tD  | $\overline{\text{DIOR}}/\text{DIOW}$ pulse width (16-bit) | min     | 215        | 80         | 70         | A8.14  |
| tE  | $\overline{\text{DIOR}}$ data access                      | max     | 150        | 60         | 50         | A8.15  |
| tG  | $\overline{\text{DIOR}}/\text{DIOW}$ data setup           | min     | 100        | 30         | 20         | A8.16  |
| tF  | $\overline{\text{DIOR}}$ data hold                        | min     | 5          | 5          | 5          | A8.17  |
| tH  | $\text{DIOW}$ data hold                                   | min     | 20         | 15         | 10         | A8.18  |
| tI  | DMACK to $\overline{\text{DIOR}}/\text{DIOW}$ setup       | min     | 0          | 0          | 0          | A8.19  |
| tJ  | $\overline{\text{DIOR}}/\text{DIOW}$ to DMACK hold        | min     | 20         | 5          | 5          | A8.20  |
| tKr | $\overline{\text{DIOR}}$ negated pulse width              | min     | 50         | 50         | 25         | A8.21  |
| tKw | $\text{DIOW}$ negated pulse width                         | min     | 215        | 50         | 25         | A8.22  |
| tLr | $\overline{\text{DIOR}}$ to DMARQ delay                   | max     | 120        | 40         | 35         | A8.23  |
| tLw | $\text{DIOW}$ to DMARQ delay                              | max     | 40         | 40         | 35         | A8.24  |




Figure 17. Timing Diagram—Initiating an Ultra DMA Data In Burst




Figure 18. Timing Diagram—Sustained Ultra DMA Data In Burst




Figure 21. Timing Diagram—Host Terminating Ultra DMA Data In Burst




Figure 22. Timing Diagram—Initiating an Ultra DMA Data Out Burst




Figure 23. Timing Diagram—Sustained Ultra DMA Data Out Burst

### NOTE

Output timing was specified at a nominal 50 pF load.




Figure 32. Timing Diagram—USB Output Line

## 3.3.11 SPI

Table 36. Timing Specifications — SPI Master Mode, Format 0 (CPHA = 0)

| Sym | Description                                              | Min  | Max  | Units                     | SpecID |
|-----|----------------------------------------------------------|------|------|---------------------------|--------|
| 1   | Cycle time                                               | 4    | 1024 | IP-Bus Cycle <sup>1</sup> | A11.1  |
| 2   | Clock high or low time                                   | 2    | 512  | IP-Bus Cycle <sup>1</sup> | A11.2  |
| 3   | Slave select clock delay                                 | 15.0 | —    | ns                        | A11.3  |
| 4   | Output Data valid after Slave Select ( $\overline{SS}$ ) | —    | 20.0 | ns                        | A11.4  |
| 5   | Output Data valid after SCK                              | —    | 20.0 | ns                        | A11.5  |
| 6   | Input Data setup time                                    | 20.0 | —    | ns                        | A11.6  |
| 7   | Input Data hold time                                     | 20.0 | —    | ns                        | A11.7  |
| 8   | Slave disable lag time                                   | 15.0 | —    | ns                        | A11.8  |
| 9   | Sequential transfer delay                                | 1    | —    | IP-Bus Cycle <sup>1</sup> | A11.9  |
| 10  | Clock falling time                                       | —    | 7.9  | ns                        | A11.10 |
| 11  | Clock rising time                                        | —    | 7.9  | ns                        | A11.11 |

NOTES:

<sup>1</sup> Inter Peripheral Clock is defined in the MPC5200 User Manual [1].

### NOTE

Output timing was specified at a nominal 50 pF load.




Figure 39. Timing Diagram — 8,16, 24, and 32-bit CODEC / I<sup>2</sup>S Slave Mode

### 3.3.15.2 AC97 Mode

Table 44. Timing Specifications — AC97 Mode

| Sym | Description                               | Min | Typ  | Max  | Units | SpecID |
|-----|-------------------------------------------|-----|------|------|-------|--------|
| 1   | Bit Clock cycle time                      | —   | 81.4 | —    | ns    | A15.15 |
| 2   | Clock pulse high time                     | —   | 40.7 | —    | ns    | A15.16 |
| 3   | Clock pulse low time                      | —   | 40.7 | —    | ns    | A15.17 |
| 4   | Frame valid after rising clock edge       | —   | —    | 13.0 | ns    | A15.18 |
| 5   | Output Data valid after rising clock edge | —   | —    | 14.0 | ns    | A15.19 |
| 6   | Input Data setup time                     | 1.0 | —    | —    | ns    | A15.20 |
| 7   | Input Data hold time                      | 1.0 | —    | —    | ns    | A15.21 |

#### NOTE


Output timing was specified at a nominal 50 pF load.

**Table 49. Timing Specifications — SPI Slave Mode, Format 1 (CPHA = 1)**

| Sym | Description                                                     | Min  | Max  | Units | SpecID |
|-----|-----------------------------------------------------------------|------|------|-------|--------|
| 1   | SCK cycle time, programable in the PSC CCS register             | 30.0 | —    | ns    | A15.56 |
| 2   | SCK pulse width, 50% SCK cycle time                             | 15.0 | —    | ns    | A15.57 |
| 3   | Slave select clock delay                                        | 0.0  | —    | ns    | A15.58 |
| 4   | Output data valid                                               | —    | 14.0 | ns    | A15.59 |
| 5   | Input Data setup time                                           | 2.0  | —    | ns    | A15.60 |
| 6   | Input Data hold time                                            | 1.0  | —    | ns    | A15.61 |
| 7   | Slave disable lag time                                          | 0.0  | —    | ns    | A15.62 |
| 8   | Minimum Sequential Transfer delay = 2 * IP-Bus clock cycle time | 30.0 | —    | ns    | A15.63 |

**NOTE**

Output timing was specified at a nominal 50 pF load.



**Figure 45. Timing Diagram — SPI Slave Mode, Format 1 (CPHA = 1)**

## 3.3.16 GPIOs and Timers


### 3.3.16.1 General and Asynchronous Signals

The MPC5200 contains several sets of I/Os that do not require special setup, hold, or valid requirements. Most of these are asynchronous to the system clock. The following numbers are provided for test and validation purposes only, and they assume a 133 MHz internal bus frequency.

Figure 46 shows the GPIO Timing Diagram. Table 50 gives the timing specifications.

**Table 50. Asynchronous Signals**

| Sym      | Description                  | Min  | Max   | Units | SpecID |
|----------|------------------------------|------|-------|-------|--------|
| $t_{CK}$ | Clock Period                 | 7.52 | —     | ns    | A16.1  |
| $t_{IS}$ | Input Setup for Async Signal | 12   | —     | ns    | A16.2  |
| $t_{IH}$ | Input Hold for Async Signals | 1    | —     | ns    | A16.3  |
| $t_{DV}$ | Output Valid                 | —    | 15.33 | ns    | A16.4  |
| $t_{DH}$ | Output Hold                  | 1    | —     | ns    | A16.5  |



**Figure 46. Timing Diagram—Asynchronous Signals**



Table 52. MPC5200 Pinout Listing (continued)

| Name              | Alias                | Type | Power Supply | Output Driver Type | Input Type | Pull-up/down |
|-------------------|----------------------|------|--------------|--------------------|------------|--------------|
| PCI_TRDY          |                      | I/O  | VDD_IO       | PCI                | PCI        |              |
| <b>Local Plus</b> |                      |      |              |                    |            |              |
| LP_ACK            |                      | I/O  | VDD_IO       | DRV8               | TTL        | PULLUP       |
| LP_ALE            |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| LP_OE             |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| LP_RW             |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| LP_TS             |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| LP_CS0            |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| LP_CS1            |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| LP_CS2            |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| LP_CS3            |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| LP_CS4            |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| LP_CS5            |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| <b>ATA</b>        |                      |      |              |                    |            |              |
| ATA_DACK          |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| ATA_DRQ           |                      | I/O  | VDD_IO       | DRV8               | TTL        | PULLDOWN     |
| ATA_INTRQ         |                      | I/O  | VDD_IO       | DRV8               | TTL        | PULLDOWN     |
| ATA_IOCHRDY       |                      | I/O  | VDD_IO       | DRV8               | TTL        | PULLUP       |
| ATA_IOR           |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| ATA_IOW           |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| ATA_ISOLATION     |                      | I/O  | VDD_IO       | DRV8               | TTL        |              |
| <b>Ethernet</b>   |                      |      |              |                    |            |              |
| ETH_0             | TX, TX_EN            | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_1             | RTS, TXD[0]          | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_2             | USB_TXP, TX, TXD[1]  | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_3             | USB_PRTPOWER, TXD[2] | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_4             | USB_SPEED, TXD[3]    | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_5             | USB_SUSPEND, TX_ER   | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_6             | USB_OE, RTS, MDC     | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_7             | TXN, MDIO            | I/O  | VDD_IO       | DRV4               | TTL        |              |

## Table 52. MPC5200 Pinout Listing (continued)

| Name                  | Alias                     | Type | Power Supply | Output Driver Type | Input Type | Pull-up/down |
|-----------------------|---------------------------|------|--------------|--------------------|------------|--------------|
| ETH_8                 | RX_DV                     | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_9                 | CD, RX_CLK                | I/O  | VDD_IO       | DRV4               | Schmitt    |              |
| ETH_10                | CTS, COL                  | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_11                | TX_CLK                    | I/O  | VDD_IO       | DRV4               | Schmitt    |              |
| ETH_12                | RXD[0]                    | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_13                | USB_RXD, CTS, RXD[1]      | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_14                | USB_RXP, UART_RX, RXD[2]  | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_15                | USB_RXN, RX, RXD[3]       | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_16                | USB_OVRCNT, CTS, RX_ER    | I/O  | VDD_IO       | DRV4               | TTL        |              |
| ETH_17                | CD, CRS                   | I/O  | VDD_IO       | DRV4               | TTL        |              |
| <b>IRDA</b>           |                           |      |              |                    |            |              |
| PSC6_0                | IRDA_RX, TxD              | I/O  | VDD_IO       | DRV4               | TTL        |              |
| PSC6_1                | RxD                       | I/O  | VDD_IO       | DRV4               | TTL        |              |
| PSC6_2                | Frame, CTS                | I/O  | VDD_IO       | DRV4               | TTL        |              |
| PSC6_3                | IR_USB_CLK, BitClock, RTS | I/O  | VDD_IO       | DRV4               | TTL        |              |
| <b>USB</b>            |                           |      |              |                    |            |              |
| USB_0                 | USB_OE                    | I/O  | VDD_IO       | DRV4               | TTL        |              |
| USB_1                 | USB_TXN                   | I/O  | VDD_IO       | DRV4               | TTL        |              |
| USB_2                 | USB_TXP                   | I/O  | VDD_IO       | DRV4               | TTL        |              |
| USB_3                 | USB_RXD                   | I/O  | VDD_IO       | DRV4               | TTL        |              |
| USB_4                 | USB_RXP                   | I/O  | VDD_IO       | DRV4               | TTL        |              |
| USB_5                 | USB_RXN                   | I/O  | VDD_IO       | DRV4               | TTL        |              |
| USB_6                 | USB_PRTPOWER              | I/O  | VDD_IO       | DRV4               | TTL        |              |
| USB_7                 | USB_SPEED                 | I/O  | VDD_IO       | DRV4               | TTL        |              |
| USB_8                 | USB_SUSPEND               | I/O  | VDD_IO       | DRV4               | TTL        |              |
| USB_9                 | USB_OVRCNT                | I/O  | VDD_IO       | DRV4               | TTL        |              |
| <b>I<sup>2</sup>C</b> |                           |      |              |                    |            |              |
| I2C_0                 | SCL                       | I/O  | VDD_IO       | DRV4               | Schmitt    |              |
| I2C_1                 | SDA                       | I/O  | VDD_IO       | DRV4               | Schmitt    |              |
| I2C_2                 | SCL                       | I/O  | VDD_IO       | DRV4               | Schmitt    |              |

Table 52. MPC5200 Pinout Listing (continued)

| Name             | Alias | Type | Power Supply | Output Driver Type | Input Type | Pull-up/down |
|------------------|-------|------|--------------|--------------------|------------|--------------|
| Power and Ground |       |      |              |                    |            |              |
| VDD_IO           |       | -    |              |                    |            |              |
| VDD_MEM_IO       |       | -    |              |                    |            |              |
| VDD_CORE         |       | -    |              |                    |            |              |
| VSS_IO/CORE      |       | -    |              |                    |            |              |
| SYS_PLL_AVDD     |       | -    |              |                    |            |              |
| CORE_PLL_AVDD    |       | -    |              |                    |            |              |

## NOTES:

- <sup>1</sup> All “open drain” outputs of the MPC5200 are actually regular three-state output drivers with the output data tied low and the output enable controlled. Thus, unlike a true open drain, there is a current path from the external system to the MPC5200 I/O power rail if the external signal is driven above the MPC5200 I/O power rail voltage.

## 5 System Design Information

### 5.1 Power UP/Down Sequencing

Figure 52 shows situations in sequencing the I/O VDD (VDD\_IO), Memory VDD (VDD\_IO\_MEM), PLL VDD (PLL\_AVDD), and Core VDD (VDD\_CORE).




Figure 54.  $\overline{\text{PORRESET}}$  vs.  $\overline{\text{JTAG\_TRST}}$

### 5.4.1.2 Connecting JTAG\_TRST

The wiring of the  $\overline{\text{JTAG\_TRST}}$  depends on the existence of a board-related debug interface (see [Table 53](#) below).

Normally this interface is implemented, using a COP (common on-chip processor) connector. The COP allows a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the MPC5200.

## 5.4.2 G2\_LE COP/BDM Interface

There are two possibilities to connect the JTAG interface: using it with a COP connector and without a COP connector.

### 5.4.2.1 Boards interfacing the JTAG port via a COP connector

The MPC5200 functional pin interface and internal logic provides access to the embedded G2\_LE processor core through the Freescale (formerly Motorola) standard COP/BDM interface. [Table 53](#) gives the COP/BDM interface signals. The pin order shown reflects only the COP/BDM connector order.

Table 53. COP/BDM Interface Signals

| BDM Pin # | MPC5200 I/O Pin            | BDM Connector | Internal PullUp/Down | External PullUp/Down | I/O <sup>1</sup> |
|-----------|----------------------------|---------------|----------------------|----------------------|------------------|
| 16        | —                          | GND           | —                    | —                    | —                |
| 15        | TEST_SEL_0                 | ckstp_out     | —                    | —                    | I                |
| 14        | —                          | KEY           | —                    | —                    | —                |
| 13        | $\overline{\text{HRESET}}$ | hreset        |                      | 10k Pull-Up          | O                |
| 12        | —                          | GND           | —                    | —                    | —                |
| 11        | $\overline{\text{SRESET}}$ | sreset        |                      | 10k Pull-Up          | O                |
| 10        | —                          | N/C           | —                    | —                    | —                |
| 9         | JTAG_TMS                   | tms           | 100k Pull-Up         | 10k Pull-Up          | O                |

## How to Reach Us:

### Home Page:

[www.freescale.com](http://www.freescale.com)

### E-mail:

[support@freescale.com](mailto:support@freescale.com)

### USA/Europe or Locations Not Listed:

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

### Japan:

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.

The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005, 2006. All rights reserved.