# E·XFL

### NXP USA Inc. - P87LPC762FD,512 Datasheet



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	20MHz
Connectivity	I²C, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, WDT
Number of I/O	18
Program Memory Size	2KB (2K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SO
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p87lpc762fd-512

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2001 Oct 26		

count	(20 pin)	
TP		

GENERAL DESCRIPTION	1
FEATURES	1
	1
PIN CONFIGURATION, 20-PIN DIP, SO, AND TSSOP PACKAGES	2
	2
	3
	5
	6
	9
	9
	9
	9
	9
	11
	11
	11
	11
	12
I <sup>2</sup> C Interrupts	12
Reading I2CON	12
Checking ATN and DRDY	13
	14
Regarding Transmit Active	14
Regarding Software Response Time	15
Interrupts	16
External Interrupt Inputs	17
I/O Ports	18
Quasi-Bidirectional Output Configuration	18
Open Drain Output Configuration	19
Push-Pull Output Configuration	19
Keyboard Interrupt (KBI)	20
Oscillator	22
Low Frequency Oscillator Option	22
Medium Frequency Oscillator Option	22
High Frequency Oscillator Option	22
On-Chip RC Oscillator Option	22
External Clock Input Option	22
Clock Output	22
CPU Clock Modification: CLKR and DIVM	24
Power Monitoring Functions	24
Brownout Detection	24
Power On Detection	25
Power Reduction Modes	25
Idle Mode	25
Power Down Mode	25
Low Voltage EPROM Operation	27
Reset	27
Timer/Counters	28
Mode 0	29
Mode 1	30
Mode 2	30
Mode 3	30
Timer Overflow Toggle Output	31

## 87LPC762

UART	31
Mode 0	31
Mode 1	31
Mode 2	31
Mode 3	31
Serial Port Control Register (SCON)	32
Baud Rates	33
Using Timer 1 to Generate Baud Rates	33
More About UART Mode 0	35
More About UART Mode 1	35
More About UART Modes 2 and 3	38
Multiprocessor Communications	38
Automatic Address Recognition	41
Watchdog Timer	41
Watchdog Feed Sequence	41
Watchdog Reset	41
Additional Features	43
Software Reset	43
Dual Data Pointers	43
EPROM Characteristics	44
32-Byte Customer Code Space	44
System Configuration Bytes	44
Security Bits	45
ABSOLUTE MAXIMUM RATINGS	45
DC ELECTRICAL CHARACTERISTICS	46
COMPARATOR ELECTRICAL CHARACTERISTICS	47
AC ELECTRICAL CHARACTERISTICS	47
REVISION HISTORY	53

### FUNCTIONAL DESCRIPTION

Details of 87LPC762 functions will be described in the following sections.

### Enhanced CPU

The 87LPC762 uses an enhanced 80C51 CPU which runs at twice the speed of standard 80C51 devices. This means that the performance of the 87LPC762 running at 5 MHz is exactly the same as that of a standard 80C51 running at 10 MHz. A machine cycle consists of 6 oscillator cycles, and most instructions execute in 6 or 12 clocks. A user configurable option allows restoring standard 80C51 execution timing. In that case, a machine cycle becomes 12 oscillator cycles.

In the following sections, the term "CPU clock" is used to refer to the clock that controls internal instruction execution. This may sometimes be different from the externally applied clock, as in the case where the part is configured for standard 80C51 timing by means of the CLKR configuration bit or in the case where the clock is divided down via the setting of the DIVM register. These features are described in the Oscillator section.

### **Analog Functions**

The 87LPC762 incorporates two Analog Comparators. In order to give the best analog function performance and to minimize power consumption, pins that are actually being used for analog functions must have the digital outputs and the digital inputs disabled.

Digital outputs are disabled by putting the port output into the Input Only (high impedance) mode as described in the I/O Ports section.

Digital inputs on port 0 may be disabled through the use of the PT0AD register. Each bit in this register corresponds to one pin of

Port 0. Setting the corresponding bit in PTOAD disables that pin's digital input. Port bits that have their digital inputs disabled will be read as 0 by any instruction that accesses the port.

### **Analog Comparators**

Two analog comparators are provided on the 87LPC762. Input and output options allow use of the comparators in a number of different configurations. Comparator operation is such that the output is a logical one (which may be read in a register and/or routed to a pin) when the positive input (one of two selectable pins) is greater than the negative input (selectable from a pin or an internal reference voltage). Otherwise the output is a zero. Each comparator may be configured to cause an interrupt when the output value changes.

### **Comparator Configuration**

Each comparator has a control register, CMP1 for comparator 1 and CMP2 for comparator 2. The control registers are identical and are shown in Figure 2.

The overall connections to both comparators are shown in Figure 3. There are eight possible configurations for each comparator, as determined by the control bits in the corresponding CMPn register: CPn, CNn, and OEn. These configurations are shown in Figure 4. The comparators function down to a  $V_{DD}$  of 3.0V.

When each comparator is first enabled, the comparator output and interrupt flag are not guaranteed to be stable for 10 microseconds. The corresponding comparator interrupt should not be enabled during that time, and the comparator interrupt flag must be cleared before the interrupt is enabled in order to prevent an immediate interrupt service.

CMPn	CMPn     Address: ACh for CMP1, ADh for CMP2     Reset Value: 00h											: 00h	
	Not Bit Addressable												
	7 6 5 4 3 2 1 0												
			_	_	CEn	CPn	CNn	OEn	COn	CMFn			
BI	т	SYMBOL	FUN	CTION									
CN	• /IPn.7,6	_	Rese	erved for f	uture use.	Should no	ot be set t	o 1 by use	er progran	ns.			
CN	/IPn.5	CEn	Com Com	Comparator enable. When set by software, the corresponding comparator function is enabled. Comparator output is stable 10 microseconds after CEn is first set.									
CN	/IPn.4	CPn	Com 1, Cl	parator po NnB is se	ositive inpu lected as	ut select. \ the positiv	When 0, C e compara	INnA is se ator input.	elected as	the positi	ive comparator inp	out. When	
CM	/IPn.3	CNn	Com the r nega	parator ne legative co ative comp	egative inp omparator arator inp	out select. input. Wh ut.	When 0, t ien 1, the	he compa internal co	arator refe omparator	rence pin reference	CMPREF is selected a	ted as is the	
CN	/IPn.2	OEn	Outp enab	out enable. bled (CEn	. When 1, = 1). This	the compa output is a	arator outp asynchron	out is conr ous to the	nected to CPU clo	the CMPn ck.	pin if the compara	ator is	
CN	/IPn.1	COn	Com com	parator ou parator is	utput, synd disabled (	hronized CEn = 0).	to the CPI	J clock to	allow rea	ding by sc	oftware. Cleared w	hen the	
CM	/IPn.0	CMFn	Com state softv	Comparator interrupt flag. This bit is set by hardware whenever the comparator output COn changes tate. This bit will cause a hardware interrupt if enabled and of sufficient priority. Cleared by oftware and when the comparator is disabled (CEn = 0).									
												SU01152	

### Figure 2. Comparator Control Registers (CMP1 and CMP2)

# Low power, low price, low pin count (20 pin) microcontroller with 2 kbyte OTP



Figure 3. Comparator Input and Output Connections



Figure 4. Comparator Configurations

# Low power, low price, low pin count (20 pin) microcontroller with 2 kbyte OTP

I2CON	Addres	s: D8h									Reset Value: 81h
	Bit Add	1ressable <sup>1</sup>	7	6	F	4	2	2	4	0	
		٢	1	0	5	4	<b>ა</b>	<b>∠</b>	1	U	1
		READ	RDAT	ATN	DRDY	ARL	STR	STP	MASTER		
		WRITE	CXA	IDLE	CDR	CARL	CSTR	CSTP	XSTR	XSTP	
Bľ	т	SYMBOL	- FUN	CTION							-
120	CON.7	RDAT	Read	l: the mos	t recently	received of	data bit.				
	**	CXA	Write	: clears th	ie transmi	t active fla	ıg.				
120	CON.6	ATN	Read	1: ATN = 1	if any of t	the flags D	DRDY, AR	L, STR, o	r STP = 1.		
	66	IDLE	Write	: in the I <sup>2</sup> eded agai	C slave m n.	ode, writir	ng a 1 to th	nis bit cau	ses the I <sup>2</sup> C	hardware	to ignore the bus until it
120	CON.5	DRDY	Read	l: Data Re	ady flag,	set when t	there is a	rising edg	e on SCL.		
	"	CDR	Write	: writing a	1 to this I	bit clears t	he DRDY	flag.			
120	CON.4	ARL	Read	I: Arbitrati	on Loss fla	ag, set wh	ien arbitra	tion is los	t while in the	e transmit	mode.
	"	CARL	Write	: writing a	1 to this I	bit clears t	the CARL	flag.			
120	CON.3	STR	Read	I: Start fla	g, set whe	en a start o	condition is	s detected	d at a maste	r or non-io	dle slave.
	"	CSTR	Write	: writing a	1 to this I	bit clears t	the STR fl	ag.			
120	CON.2	STP	Read	I: Stop flag	g, set whe	n a stop c	ondition is	s detectec	l at a maste	r or non-ic	dle slave.
	"	CSTP	Write	: writing a	1 to this I	bit clears t	the STP fla	ag.			
120	CON.1	MASTER	Reac	1: indicate	s whether	this devic	e is curre	ntly as bu	s master.		
	**	XSTR	Write	: writing a	1 to this I	bit causes	a repeate	d start co	ndition to be	e generate	ed.
120	CON.0	—	Read	1: undefine	∋d.						
	"	XSTP	Write	: writing a	1 to this I	oit causes	a stop co	ndition to	be generate	∍d.	SU01155

### Figure 6. I<sup>2</sup>C Control Register (I2CON)

I2DAT	Addres Not Bit	s: D9h Addressab	ole							
			7	6	5	4	3	2	1	0
		READ	RDAT	_	_	_	_	_	_	_
		WRITE	XDAT	_		_		_	_	_
F	BIT	SYMBOL	. FUN	CTION						
Ľ	2DAT.7	RDAT	Read I2DA	: the mos T also cle	t recently ars DRDY	received of and the T	data bit, ca Fransmit A	aptured fro octive state	om SDA at e	every risir
	"	XDAT	Write Trans	: sets the smit Active	data for th e state.	ne next tra	ansmitted	bit. Writing	g I2DAT als	o clears D
ľ	2DAT.6-0	-	Unus	ed.						

Figure 7. I<sup>2</sup>C Data Register (I2DAT)

### **Checking ATN and DRDY**

When a program detects ATN = 1, it should next check DRDY. If DRDY = 1, then if it receives the last bit, it should capture the data from RDAT (in I2DAT or I2CON). Next, if the next bit is to be sent, it should be written to I2DAT. One way or another, it should clear DRDY and then return to monitoring ATN. Note that if any of ARL,

STR, or STP is set, clearing DRDY will not release SCL to high, so that the  $I^2C$  will not go on to the next bit. If a program detects ATN = 1, and DRDY = 0, it should go on to examine ARL, STR, and STP.

## 87LPC762

ARL "Arbitration Loss" is 1 when transmit Active was set, but this device lost arbitration to another transmitter. Transmit Active is cleared when ARL is 1. There are four separate cases in which ARL is set.

1. If the program sent a 1 or repeated start, but another device sent a 0, or a stop, so that SDA is 0 at the rising edge of SCL. (If the other device sent a stop, the setting of ARL will be followed shortly by STP being set.)

2. If the program sent a 1, but another device sent a repeated start, and it drove SDA low before SCL could be driven low. (This type of ARL is always accompanied by STR = 1.)

3. In master mode, if the program sent a repeated start, but another device sent a 1, and it drove SCL low before this device could drive SDA low.

4. In master mode, if the program sent stop, but it could not be sent because another device sent a 0.

- STR "STaRt" is set to a 1 when an I<sup>2</sup>C start condition is detected at a non-idle slave or at a master. (STR is not set when an idle slave becomes active due to a start bit; the slave has nothing useful to do until the rising edge of SCL sets DRDY.)
- STP "SToP" is set to 1 when an I<sup>2</sup>C stop condition is detected at a non-idle slave or at a master. (STP is not set for a stop condition at an idle slave.)

MASTER "MASTER" is 1 if this device is currently a master on the I<sup>2</sup>C. MASTER is set when MASTRQ is 1 and the bus is not busy (i.e., if a start bit hasn't been received since reset or a "Timer I" time-out, or if a stop has been received since the last start). MASTER is cleared when ARL is set, or after the software writes MASTRQ = 0 and then XSTP = 1.

### Writing I2CON

Typically, for each bit in an  $I^2C$  message, a service routine waits for ATN = 1. Based on DRDY, ARL, STR, and STP, and on the current bit position in the message, it may then write I2CON with one or more of the following bits, or it may read or write the I2DAT register.

CXA Writing a 1 to "Clear Xmit Active" clears the Transmit Active state. (Reading the I2DAT register also does this.)

### Regarding Transmit Active

Transmit Active is set by writing the I2DAT register, or by writing I2CON with XSTR = 1 or XSTP = 1. The I<sup>2</sup>C interface will only drive the SDA line low when Transmit Active is set, and the ARL bit will only be set to 1 when Transmit Active is set. Transmit Active is cleared by reading the I2DAT register, or by writing I2CON with CXA = 1. Transmit Active is automatically cleared when ARL is 1.

- IDLE Writing 1 to "IDLE" causes a slave's I<sup>2</sup>C hardware to ignore the I<sup>2</sup>C until the next start condition (but if MASTRQ is 1, then a stop condition will cause this device to become a master).
- CDR Writing a 1 to "Clear Data Ready" clears DRDY. (Reading or writing the I2DAT register also does this.)
- CARL Writing a 1 to "Clear Arbitration Loss" clears the ARL bit.
- CSTR Writing a 1 to "Clear STaRt" clears the STR bit.
- CSTP Writing a 1 to "Clear SToP" clears the STP bit. Note that if one or more of DRDY, ARL, STR, or STP is 1, the low time of SCL is stretched until the service routine responds by clearing them.
- XSTR Writing 1s to "Xmit repeated STaRt" and CDR tells the I<sup>2</sup>C hardware to send a repeated start condition. This should only be at a master. Note that XSTR need not and should not be used to send an "initial" (non-repeated) start; it is sent automatically by the I<sup>2</sup>C hardware. Writing XSTR = 1 includes the effect of writing I2DAT with XDAT = 1; it sets Transmit Active and releases SDA to high during the SCL low time. After SCL goes high, the I<sup>2</sup>C hardware waits for the suitable minimum time and then drives SDA low to make the start condition.
- XSTP Writing 1s to "Xmit SToP" and CDR tells the I<sup>2</sup>C hardware to send a stop condition. This should only be done at a master. If there are no more messages to initiate, the service routine should clear the MASTRQ bit in I2CFG to 0 before writing XSTP with 1. Writing XSTP = 1 includes the effect of writing I2DAT with XDAT = 0; it sets Transmit Active and drives SDA low during the SCL low time. After SCL goes high, the I<sup>2</sup>C hardware waits for the suitable minimum time and then releases SDA to high to make the stop condition.

## Low power, low price, low pin count (20 pin) microcontroller with 2 kbyte OTP

I2CFG	Addres	s: C8h								Reset Value: 00h	
	Bit Add	ressable									
		7	6	5	4	3	2	1	0		
		SLAV	EN MASTRQ	CLRTI	TIRUN	_	_	CT1	СТ0		
										-	
BI	IT	SYMBOL	FUNCTION								
12	CFG.7	SLAVEN	Slave Enable. MASTRQ are ( time-out.	Writing a ), the I <sup>2</sup> C	1 this bit e hardware	nables the	e slave fur d. This bit	nctions of the second sec	he I <sup>2</sup> C sub to 0 by res	system. If SLAVEN and set and by an I <sup>2</sup> C	
12	CFG.6	MASTRQ	Master Reques progress when start condition When a master MASTRQ is cle	t. Writing this bit is s sent an wishes t ared by a	a 1 to this changed d DRDY is o release an I <sup>2</sup> C time	bit reque from 0 to s set (thus mastershi e-out.	ests maste 1, action is making A p status o	rship of the s delayed u ATN = 1 and f the I <sup>2</sup> C, it	e I <sup>2</sup> C bus. Intil a stop d generatii writes a 1	If a transmission is in condition is detected. A ng an I <sup>2</sup> C interrupt). to XSTP in I2CON.	
12	CFG.5	CLRTI	Writing a 1 to the	nis bit clea	ars the Tin	ner I overl	low flag.	This bit pos	ition alway	/s reads as a 0.	
12	CFG.4	TIRUN	Writing a 1 to the and MASTER,	nis bit lets this bit de	Timer I ru	in; a zero operation	stops and al modes a	l clears it. T as shown ir	Together w n Table 1.	ith SLAVEN, MASTRQ,	
12	CFG.2, 3	_	Reserved for fu	iture use.	Should no	ot be set t	o 1 by use	er programs	5.		
12	CFG.1, 0	CT1, CT0	These two bits are programmed as a function of the CPU clock rate, to optimize the MIN HI and LO time of SCL when this device is a master on the I <sup>2</sup> C. The time value determined by these bits controls both of these parameters, and also the timing for stop and start conditions.								
										SU01157	

### Figure 8. I<sup>2</sup>C Configuration Register (I2CFG)

### **Regarding Software Response Time**

Because the 87LPC762 can run at 20 MHz, and because the  $I^2C$  interface is optimized for high-speed operation, it is quite likely that an  $I^2C$  service routine will sometimes respond to DRDY (which is set at a rising edge of SCL) and write I2DAT before SCL has gone low again. If XDAT were applied directly to SDA, this situation would produce an  $I^2C$  protocol violation. The programmer need not worry about this possibility because XDAT is applied to SDA only when SCL is low.

Conversely, a program that includes an  $I^2C$  service routine may take a long time to respond to DRDY. Typically, an  $I^2C$  routine operates on a flag-polling basis during a message, with interrupts from other peripheral functions enabled. If an interrupt occurs, it will delay the response of the  $I^2C$  service routine. The programmer need not worry about this very much either, because the  $I^2C$  hardware stretches the SCL low time until the service routine responds. The only constraint on the response is that it must not exceed the Timer I time-out.

Values to be used in the CT1 and CT0 bits are shown in Table 2. To allow the  $l^2C$  bus to run at the maximum rate for a particular oscillator frequency, compare the actual oscillator rate to the f OSC max column in the table. The value for CT1 and CT0 is found in the

first line of the table where CPU clock max is greater than or equal to the actual frequency.

Table 2 also shows the machine cycle count for various settings of CT1/CT0. This allows calculation of the actual minimum high and low times for SCL as follows:

SCL min high/low time (in microseconds) =  $\frac{6 * Min Time Count}{CPU clock (in MHz)}$ 

For instance, at an 8 MHz frequency, with CT1/CT0 set to 1 0, the minimum SCL high and low times will be 5.25  $\mu s.$ 

Table 2 also shows the Timer I timeout period (given in machine cycles) for each CT1/CT0 combination. The timeout period varies because of the way in which minimum SCL high and low times are measured. When the  $I^2C$  interface is operating, Timer I is pre-loaded at every SCL transition with a value dependent upon CT1/CT0. The pre-load value is chosen such that a minimum SCL high or low time has elapsed when Timer I reaches a count of 008 (the actual value pre-loaded into Timer I is 8 minus the machine cycle count).

## 87LPC762

### Table 1. Interaction of TIRUN with SLAVEN, MASTRQ, and MASTER

SLAVEN, MASTRQ, MASTER	TIRUN	OPERATING MODE
All 0	0	The I <sup>2</sup> C interface is disabled. Timer I is cleared and does not run. This is the state assumed after a reset. If an I <sup>2</sup> C application wants to ignore the I <sup>2</sup> C at certain times, it should write SLAVEN, MASTRQ, and TIRUN all to zero.
All 0	1	The I <sup>2</sup> C interface is disabled.
Any or all 1	0	The I <sup>2</sup> C interface is enabled. The 3 low-order bits of Timer I run for min-time generation, but the hi-order bits do not, so that there is no checking for I <sup>2</sup> C being "hung." This configuration can be used for very slow I <sup>2</sup> C operation.
Any or all 1	1	The I <sup>2</sup> C interface is enabled. Timer I runs during frames on the I <sup>2</sup> C, and is cleared by transitions on SCL, and by Start and Stop conditions. This is the normal state for I <sup>2</sup> C operation.

### Table 2. CT1, CT0 Values

СТ1, СТ0	Min Time Count (Machine Cycles)	CPU Clock Max (for 100 kHz I <sup>2</sup> C)	Timeout Period (Machine Cycles)
1 0	7	8.4 MHz	1023
0 1	6	7.2 MHz	1022
0 0	5	6.0 MHz	1021
1 1	4	4.8 MHz	1020

### Interrupts

The 87LPC762 uses a four priority level interrupt structure. This allows great flexibility in controlling the handling of the 87LPC762's many interrupt sources. The 87LPC762 supports up to 12 interrupt sources.

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in registers IEN0 or IEN1. The IEN0 register also contains a global disable bit, EA, which disables all interrupts at once.

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the IPO, IPOH, IP1, and IP1H registers. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt

### Table 3. Summary of Interrupts

of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. So, if two requests of different priority levels are received simultaneously, the request of higher priority level is serviced.

If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve simultaneous requests of the same priority level.

Table 3 summarizes the interrupt sources, flag bits, vector addresses, enable bits, priority bits, arbitration ranking, and whether each interrupt may wake up the CPU from Power Down mode.

Description	Interrupt Flag Bit(s)	Vector Address	Interrupt Enable Bit(s)	Interrupt Priority	Arbitration Ranking	Power Down Wakeup
External Interrupt 0	IE0	0003h	EX0 (IEN0.0)	IP0H.0, IP0.0	1 (highest)	Yes
Timer 0 Interrupt	TF0	000Bh	ET0 (IEN0.1)	IP0H.1, IP0.1	4	No
External Interrupt 1	IE1	0013h	EX1 (IEN0.2)	IP0H.2, IP0.2	6	Yes
Timer 1 Interrupt	TF1	001Bh	ET1 (IEN0.3)	IP0H.3, IP0.3	9	No
Serial Port Tx and Rx	TI & RI	0023h	ES (IEN0.4)	IP0H.4, IP0.4	11	No
Brownout Detect	BOD	002Bh	EBO (IEN0.5)	IP0H.5, IP0.5	2	Yes
I <sup>2</sup> C Interrupt	ATN	0033h	El2 (IEN1.0)	IP1H.0, IP1.0	5	No
KBI Interrupt	KBF	003Bh	EKB (IEN1.1)	IP1H.1, IP1.1	7	Yes
Comparator 2 interrupt	CMF2	0043h	EC2 (IEN1.2)	IP1H.2, IP1.2	10	Yes
Watchdog Timer	WDOVF	0053h	EWD (IEN0.6)	IP0H.6, IP0.6	3	Yes
Comparator 1 interrupt	CMF1	0063h	EC1 (IEN1.5)	IP1H.5, IP1.5	8	Yes
Timer I interrupt	_	0073h	ETI (IEN1.7)	IP1H.7, IP1.7	12 (lowest)	No

## 87LPC762

### I/O Ports

The 87LPC762 has 3 I/O ports, port 0, port 1, and port 2. The exact number of I/O pins available depend upon the oscillator and reset options chosen. At least 15 pins of the 87LPC762 may be used as I/Os when a two-pin external oscillator and an external reset circuit are used. Up to 18 pins may be available if fully on-chip oscillator and reset configurations are chosen.

All but three I/O port pins on the 87LPC762 may be software configured to one of four types on a bit-by-bit basis, as shown in Table 4. These are: quasi-bidirectional (standard 80C51 port outputs), push-pull, open drain, and input only. Two configuration registers for each port choose the output type for each port pin.

### Table 4. Port Output Configuration Settings

PxM1.y	PxM2.y	Port Output Mode
0	0	Quasi-bidirectional
0	1	Push-Pull
1	0	Input Only (High Impedance)
1	1	Open Drain

### **Quasi-Bidirectional Output Configuration**

The default port output configuration for standard 87LPC762 I/O ports is the quasi-bidirectional output that is common on the 80C51 and most of its derivatives. This output type can be used as both an

input and output without the need to reconfigure the port. This is possible because when the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin is pulled low, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

One of these pull-ups, called the "very weak" pull-up, is turned on whenever the port latch for the pin contains a logic 1. The very weak pull-up sources a very small current that will pull the pin high if it is left floating.

A second pull-up, called the "weak" pull-up, is turned on when the port latch for the pin contains a logic 1 and the pin itself is also at a logic 1 level. This pull-up provides the primary source current for a quasi-bidirectional pin that is outputting a 1. If a pin that has a logic 1 on it is pulled low by an external device, the weak pull-up turns off, and only the very weak pull-up remains on. In order to pull the pin low under these conditions, the external device has to sink enough current to overpower the weak pull-up and take the voltage on the port pin below its input threshold.

The third pull-up is referred to as the "strong" pull-up. This pull-up is used to speed up low-to-high transitions on a quasi-bidirectional port pin when the port latch changes from a logic 0 to a logic 1. When this occurs, the strong pull-up turns on for a brief time, two CPU clocks, in order to pull the port pin high quickly. Then it turns off again.

The quasi-bidirectional port configuration is shown in Figure 10.



Figure 10. Quasi-Bidirectional Output

# Low power, low price, low pin count (20 pin) microcontroller with 2 kbyte OTP

P2M1	Address: A4	h								Reset Value: 00h
	Not Bit Addr	essable								
		7	6	5	4	3	2	1	0	
		P2S	P1S	POS	ENCLK	T1OE	TODE	(P2M1.1)	(P2M1.0)	
										J
BI	it s	YMBOL	FUNCTION							
P2	2M1.7	P2S	When P2S =	1, this bit	enables S	chmitt trig	ger inputs	s on Port 2.		
P2	2M1.6	P1S	When P1S =	1, this bit	enables S	chmitt trig	ger inputs	s on Port 1.		
P2	2M1.5	P0S	When P0S =	1, this bit	enables S	chmitt trig	ger inputs	s on Port 0.		
P2	2M1.4 I	ENCLK	When ENCLK is set and the 87LPC762 is configured to use the on-chip RC oscillator, a clock output is enabled on the X2 pin (P2.0). Refer to the Oscillator section for details.							oscillator, a clock ails.
P2	2M1.3	T1OE	When set, the P0.7 pin is toggled whenever Timer 1 overflows. The output frequency is therefore one half of the Timer 1 overflow rate. Refer to the Timer/Counters section for details.							
P2	2M1.2	T0OE	When set, the P1.2 pin is toggled whenever Timer 0 overflows. The output frequency is therefore one half of the Timer 0 overflow rate. Refer to the Timer/Counterssection for details.						equency is therefore details.	
P2	P2M1.1, P2M1.0 —		These bits, a P2.1 and P2	long with 0 respect	the matchi ively, as sh	ng bits in Iown in Ta	the P2M2 Ible 4.	register, con	trol the out	put configuration of
										SU01222

Figure 13. Port 2 Mode Register 1 (P2M1)

### Keyboard Interrupt (KBI)

The Keyboard Interrupt function is intended primarily to allow a single interrupt to be generated when any key is pressed on a keyboard or keypad connected to specific pins of the 87LPC762, as shown in Figure 14. This interrupt may be used to wake up the CPU from Idle or Power Down modes. This feature is particularly useful in handheld, battery powered systems that need to carefully manage power consumption yet also need to be convenient to use.

The 87LPC762 allows any or all pins of port 0 to be enabled to cause this interrupt. Port pins are enabled by the setting of bits in

the KBI register, as shown in Figure 15. The Keyboard Interrupt Flag (KBF) in the AUXR1 register is set when any enabled pin is pulled low while the KBI interrupt function is active. An interrupt will generated if it has been enabled. Note that the KBF bit must be cleared by software.

Due to human time scales and the mechanical delay associated with keyswitch closures, the KBI feature will typically allow the interrupt service routine to poll port 0 in order to determine which key was pressed, even if the processor has to wake up from Power Down mode. Refer to the section on Power Reduction Modes for details.

## 87LPC762



Figure 14. Keyboard Interrupt

KBI	Addre	ess: 86h									Reset Value: 00h	
	Not Bit Addressable											
		_	7	6	5	4	3	2	1	0		
			KBI.7	KBI.6	KBI.5	KBI.4	KBI.3	KBI.2	KBI.1	KBI.0		
										·,		
	BIT	SYME	BOL F	UNCTION								
	KBI.7	KBI.	.7 V	Vhen set, ena	bles P0.7	as a caus	e of a Key	board Inte	errupt.			
	KBI.6	KBI.	.6 V	Vhen set, ena	bles P0.6	as a caus	e of a Key	board Inte	errupt.			
	KBI.5	KBI.	.5 V	When set, enables P0.5 as a cause of a Keyboard Interrupt.								
	KBI.4	KBI.	.4 V	Vhen set, ena	bles P0.4	as a caus	e of a Key	board Inte	errupt.			
	KBI.3	KBI.	.3 V	Vhen set, ena	bles P0.3	as a caus	e of a Key	board Inte	errupt.			
	KBI.2	KBI.	.2 V	Vhen set, ena	bles P0.2	as a caus	e of a Key	board Inte	errupt.			
	KBI.1	KBL	.1 V	Vhen set, ena	bles P0.1	as a caus	e of a Key	board Inte	errupt.			
	KBI.0	KBI.	31.0 When set, enables P0.0 as a cause of a Keyboard Interrupt.									
	Note: the	Keyboard	d Interrup	ot must be ena	bled in or	der for the	e settings (	of the KBI	register to	be effectiv	e. The interrupt flag	
	(וישרו) וא ונ										SU01164	

Figure 15. Keyboard Interrupt Register (KBI)

# Low power, low price, low pin count (20 pin) microcontroller with 2 kbyte OTP



Figure 18. Block Diagram of Oscillator Control

### CPU Clock Modification: CLKR and DIVM

For backward compatibility, the CLKR configuration bit allows setting the 87LPC762 instruction and peripheral timing to match standard 80C51 timing by dividing the CPU clock by two. Default timing for the 87LPC762 is 6 CPU clocks per machine cycle while standard 80C51 timing is 12 clocks per machine cycle. This division also applies to peripheral timing, allowing 80C51 code that is oscillator frequency and/or timer rate dependent. The CLKR bit is located in the EPROM configuration register UCFG1, described under EPROM Characteristics

In addition to this, the CPU clock may be divided down from the oscillator rate by a programmable divider, under program control. This function is controlled by the DIVM register. If the DIVM register is set to zero (the default value), the CPU will be clocked by either the unmodified oscillator rate, or that rate divided by two, as determined by the previously described CLKR function.

When the DIVM register is set to some value N (between 1 and 255), the CPU clock is divided by 2 \* (N + 1). Clock division values from 4 through 512 are thus possible. This feature makes it possible to temporarily run the CPU at a lower rate, reducing power consumption, in a manner similar to Idle mode. By dividing the clock, the CPU can retain the ability to respond to events other than those that can cause interrupts (i.e. events that allow exiting the Idle mode) by executing its normal program at a lower rate. This can allow bypassing the oscillator startup time in cases where Power Down mode would otherwise be used. The value of DIVM may be changed by the program at any time without interrupting code execution.

### **Power Monitoring Functions**

The 87LPC762 incorporates power monitoring functions designed to prevent incorrect operation during initial power up and power loss or reduction during operation. This is accomplished with two hardware functions: Power-On Detect and Brownout Detect.

### **Brownout Detection**

The Brownout Detect function allows preventing the processor from failing in an unpredictable manner if the power supply voltage drops below a certain level. The default operation is for a brownout detection to cause a processor reset, however it may alternatively be configured to generate an interrupt by setting the BOI bit in the AUXR1 register (AUXR1.5).

The 87LPC762 allows selection of two Brownout levels: 2.5 V or 3.8 V. When  $V_{DD}$  drops below the selected voltage, the brownout detector triggers and remains active until  $V_{DD}$  is returns to a level above the Brownout Detect voltage. When Brownout Detect causes a processor reset, that reset remains active as long as  $V_{DD}$  remains below the Brownout Detect voltage. When Brownout Detect generates an interrupt, that interrupt occurs once as  $V_{DD}$  crosses from above to below the Brownout Detect voltage. For the interrupt to be processed, the interrupt system and the BOI interrupt must both be enabled (via the EA and EBO bits in IEN0).

When Brownout Detect is activated, the BOF flag in the PCON register is set so that the cause of processor reset may be determined by software. This flag will remain set until cleared by software.

### Table 8. Sources of Wakeup from Power Down Mode

Wakeup Source	Conditions
External Interrupt 0 or 1	The corresponding interrupt must be enabled.
Keyboard Interrupt	The keyboard interrupt feature must be enabled and properly set up. The corresponding interrupt must be enabled.
Comparator 1 or 2	The comparator(s) must be enabled and properly set up. The corresponding interrupt must be enabled.
Watchdog Timer Reset	The watchdog timer must be enabled via the WDTE bit in the UCFG1 EPROM configuration byte.
Watchdog Timer Interrupt	The WDTE bit in the UCFG1 EPROM configuration byte must not be set. The corresponding interrupt must be enabled.
Brownout Detect Reset	The BOD bit in AUXR1 must not be set (brownout detect not disabled). The BOI bit in AUXR1 must not be set (brownout interrupt disabled).
Brownout Detect Interrupt	The BOD bit in AUXR1 must not be set (brownout detect not disabled). The BOI bit in AUXR1 must be set (brownout interrupt enabled). The corresponding interrupt must be enabled.
Reset Input	The external reset input must be enabled.

Preliminary data

### 87LPC762

#### Mode 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a divide-by-32 prescaler. Figure 24 shows Mode 0 operation.

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TFn. The count input is enabled to the Timer when TRn = 1 and either GATE = 0 or INTn = 1. (Setting GATE = 1 allows the Timer to be controlled by external input  $\overline{INTn}$ , to facilitate pulse width

measurements). TRn is a control bit in the Special Function Register TCON (Figure 23). The GATE bit is in the TMOD register.

The 13-bit register consists of all 8 bits of THn and the lower 5 bits of TLn. The upper 3 bits of TLn are indeterminate and should be ignored. Setting the run flag (TRn) does not clear the registers.

Mode 0 operation is the same for Timer 0 and Timer 1. See Figure 24. There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

TCON	Addres	s: 88h								Reset Value: 00h
	Bit Addressable									
		7	6	5	4	3	2	1	0	
		TF	1 TR1	TF0	TR0	IE1	IT1	IE0	ITO	
BI	т	SYMBOL	FUNCTION							
тс	CON.7	TF1	Timer 1 overflo interrupt is pro	ow flag. Se cessed, o	et by hard r by softw	ware on T are.	imer/Cour	nter overflov	w. Cleared	l by hardware when the
тс	CON.6	TR1	Timer 1 Run c	ontrol bit.	Set/cleare	d by softw	are to tur	n Timer/Co	unter 1 on	/off.
тс	CON.5	TF0	Timer 0 overflo processor vec	Timer 0 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when the processor vectors to the interrupt routine, or by software.						
тс	CON.4	TR0	Timer 0 Run c	ontrol bit.	Set/cleare	d by softw	are to tur	n Timer/Co	unter 0 on	/off.
тс	CON.3	IE1	Interrupt 1 Edg hardware whe	Interrupt 1 Edge flag. Set by hardware when external interrupt 1 edge is detected. Cleared by hardware when the interrupt is processed, or by software.						tected. Cleared by
тс	CON.2	IT1	Interrupt 1 Typ external interre	Interrupt 1 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.						
тс	CON.1	IE0	Interrupt 0 Edg	Interrupt 0 Edge flag. Set by hardware when external interrupt 0 edge is detected. Cleared by hardware when the interrupt is processed, or by software.						
тс	CON.0	IT0	Interrupt 0 Typ external interro	Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low external interrupts.					ow level triggered <i>SU01172</i>	

Figure 23. Timer/Counter Control Register (TCON)



Figure 24. Timer/Counter 0 or 1 in Mode 0 (13-Bit Counter)

### 87LPC762

#### Mode 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register (THn and TLn) are used. See Figure 25

#### Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TL1) with automatic reload, as shown in Figure 26. Overflow from TLn not only sets TFn, but also reloads TLn with the contents of THn, which must be preset by software. The reload leaves THn unchanged. Mode 2 operation is the same for Timer 0 and Timer 1.

### Mode 3

When Timer 1 is in Mode 3 it is stopped. The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate 8-bit counters. The logic for Mode 3 on Timer 0 is shown in Figure 27. TL0 uses the Timer 0 control bits: C/T, GATE, TR0 and pin INT0, and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications that require an extra 8-bit timer. With Timer 0 in Mode 3, an 87LPC762 can look like it has three Timer/Counters. When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it into and out of its own Mode 3. It can still be used by the serial port as a baud rate generator, or in any application not requiring an interrupt.



Figure 25. Timer/Counter 0 or 1 in Mode 1 (16-Bit Counter)



Figure 26. Timer/Counter 0 or 1 in Mode 2 (8-Bit Auto-Reload)

## Low power, low price, low pin count (20 pin) microcontroller with 2 kbyte OTP

### More About UART Modes 2 and 3

Eleven bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8) can be assigned the value of 0 or 1. On receive, the 9the data bit goes into RB8 in SCON. The baud rate is programmable to either 1/16 or 1/32 of the CPU clock frequency in Mode 2. Mode 3 may have a variable baud rate generated from Timer 1.

Figures 31 and 32 show a functional diagram of the serial port in Modes 2 and 3. The receive portion is exactly the same as in Mode 1. The transmit portion differs from Mode 1 only in the 9th bit of the transmit shift register.

Transmission is initiated by any instruction that uses SBUF as a destination register. The "write to SBUF" signal also loads TB8 into the 9th bit position of the transmit shift register and flags the TX Control unit that a transmission is requested. Transmission commences at S1P1 of the machine cycle following the next rollover in the divide-by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the "write to SBUF" signal.)

The transmission begins with activation of SEND, which puts the start bit at TxD. One bit time later, DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9th bit position of the shift register. Thereafter, only zeros are clocked in. Thus, as data bits shift out to the right, zeros are clocked in from the left. When TB8 is at the output position of the shift register, then the stop bit is just to the left of TB8, and all positions to the left of that contain zeros. This condition flags the TX Control unit to do one last shift and then deactivate SEND and set TI. This occurs at the 11th divide-by-16 rollover after "write to SBUF."

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset, and 1FFH is written to the input shift register.

At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of R–D. The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. If the start bit

proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

As data bits come in from the right, 1s shift out to the left. When the start bit arrives at the leftmost position in the shift register (which in Modes 2 and 3 is a 9-bit register), it flags the RX Control block to do one last shift, load SBUF and RB8, and set RI.

The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated. 1. RI = 0, and 2. Either SM2 = 0, or the received 9th data bit = 1.

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bits go into SBUF. One bit time later, whether the above conditions were met or not, the unit goes back to looking for a 1-to-0 transition at the RxD input.

### **Multiprocessor Communications**

UART modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received or transmitted. When data is received, the 9th bit is stored in RB8. The UART can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1. This feature is enabled by setting bit SM2 in SCON. One way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that follow. The slaves that weren't being addressed leave their SM2 bits set and go on about their business, ignoring the subsequent data bytes.

SM2 has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit, although this is better done with the Framing Error flag. In a Mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.

87LPC762



Figure 32. Serial Port Mode 3

## 87LPC762

### Additional Features

The AUXR1 register contains several special purpose control bits that relate to several chip features. AUXR1 is described in Figure 35.

### Software Reset

The SRST bit in AUXR1 allows software the opportunity to reset the processor completely, as if an external reset or watchdog reset had occurred. If a value is written to AUXR1 that contains a 1 at bit position 3, all SFRs will be initialized and execution will resume at program address 0000. Care should be taken when writing to AUXR1 to avoid accidental software resets.

### **Dual Data Pointers**

The dual Data Pointer (DPTR) adds to the ways in which the processor can specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. The DPTR that is not currently selected is not accessible to software unless the DPS bit is toggled.

Specific instructions affected by the Data Pointer selection are:

- INC DPTR Increments the Data Pointer by 1.
- JMP @A+DPTR Jump indirect relative to DPTR value.

- MOV DPTR, #data16 Load the Data Pointer with a 16-bit constant.
   MOVC A, @A+DPTR Move code byte relative to DPTR to the accumulator.
- MOVX A, @DPTR Move data byte the accumulator to data memory relative to DPTR.
- MOVX @DPTR, A Move data byte from data memory relative to DPTR to the accumulator.

Also, any instruction that reads or manipulates the DPH and DPL registers (the upper and lower bytes of the current DPTR) will be affected by the setting of DPS. The MOVX instructions have limited application for the 87LPC762 since the part does not have an external data bus. However, they may be used to access EPROM configuration information (see EPROM Characteristics section).

Bit 2 of AUXR1 is permanently wired as a logic 0. This is so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

AUXR1	Address	s: A2h									Reset Value: 00h
	Not Bit Addressable										
			7	6	5	4	3	2	1	0	
			KBF	BOD	BOI	LPEP	SRST	0	_	DPS	]
ВІ	т	SYMBOL	FUN								
AL	JXR1.7	KBF	Key func	board Int	errupt Flag low. Must	. Set when a be cleared	any pin of p by softwar	oort 0 that e.	t is enabled	for the Ke	eyboard Interrupt
AL	JXR1.6	BOD	Brov Mor	wn Out D hitoring Fi	isable. Whe	en set, turns ction for de	s off brown tails.	out detec	tion and sav	es power	. See Power
AL	JXR1.5	BOI	Brow the sect	Brown Out Interrupt. When set, prevents brownout detection from causing a chip reset and allows the brownout detect function to be used as an interrupt. See the Power Monitoring Functions section for details.							chip reset and allows toring Functions
AL	JXR1.4	LPEP	Low only	Low Power EPROM control bit. Allows power savings in low voltage systems. Set by software. Can only be cleared by power-on or brownout reset. See the Power Reduction Modes section for details.							
AL	JXR1.3	SRST	Soft	Software Reset. When set by software, resets the 87LPC762 as if a hardware reset occurred.							e reset occurred.
AL	JXR1.2	—	This inte	This bit contains a hard-wired 0. Allows toggling of the DPS bit by incrementing AUXR1, without interfering with other bits in the register.							
AL	JXR1.1	—	Res	erved for	future use	. Should not	t be set to	1 by user	programs.		
AL	JXR1.0	DPS	Data	a Pointer	Select. Ch	ooses one o	of two Data	Pointers	for use by t	he progra	m. See text for details.
											SU01223

Figure 35. AUXR1 Register

# Low power, low price, low pin count (20 pin) microcontroller with 2 kbyte OTP



Figure 42. Typical ldd versus frequency (high frequency oscillator, 25°C)



Figure 43. Typical Active Idd versus frequency (external clock,  $$25^\circ C, LPEP{=}0$)$ 



Figure 44. Typical Active Idd versus frequency (external clock,  $25^\circ \text{C}, \, \text{LPEP=1})$ 



Figure 45. Typical Idle Idd versus frequency (external clock, 25°C, LPEP=1)



Figure 46. Typical Idle Idd versus frequency (external clock, 25°C, LPEP=0)





Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

### Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31

Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

Document order number:

Date of release: 10-01

9397 750 09018

Let's make things better.





© Koninklijke Philips Electronics N.V. 2001

All rights reserved. Printed in U.S.A.