

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	36864
Number of I/O	65
Number of Gates	250000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	180-WFQFN Dual Rows, Exposed Pad
Supplier Device Package	180-QFN (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/afs250-qng180

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Temperature Grade Offerings

Fusion Devices	AFS090	AFS250	AFS600	AFS1500
ARM Cortex-M1 Devices		M1AFS250	M1AFS600	M1AFS1500
Pigeon Point Devices			P1AFS600 ³	P1AFS1500 ³
MicroBlade Devices		U1AFS250 ⁴	U1AFS600 ⁴	U1AFS1500 ⁴
QN108 ⁵	C, I	-	_	_
QN180 ⁵	C, I	C, I	_	_
PQ208	_	C, I	C, I	_
FG256	C, I	C, I	C, I	C, I
FG484	_	_	C, I	C, I
FG676	_	_	_	C, I

Notes:

- 1. C = Commercial Temperature Range: 0°C to 85°C Junction
- 2. I = Industrial Temperature Range: -40°C to 100°C Junction
- 3. Pigeon Point devices are only offered in FG484 and FG256.
- 4. MicroBlade devices are only offered in FG256.
- 5. Package not available.

Speed Grade and Temperature Grade Matrix

	Std. ¹	-1	-2 ²
C^3	✓	✓	✓
14	✓	✓	✓

Notes:

- 1. MicroBlade devices are only offered in standard speed grade.
- 2. Pigeon Point devices are only offered in -2 speed grade.
- 3. C = Commercial Temperature Range: 0°C to 85°C Junction
- 4. I = Industrial Temperature Range: -40°C to 100°C Junction

Contact your local Microsemi SoC Products Group representative for device availability:

http://www.microsemi.com/index.php?option=com content&id=137&lang=en&view=article.

Cortex-M1, Pigeon Point, and MicroBlade Fusion Device Information

This datasheet provides information for all Fusion (AFS), Cortex-M1 (M1), Pigeon Point (P1), and MicroBlade (U1) devices. The remainder of the document will only list the Fusion (AFS) devices. Please apply relevant information to M1, P1, and U1 devices when appropriate. Please note the following:

- Cortex-M1 devices are offered in the same speed grades and packages as basic Fusion devices.
- Pigeon Point devices are only offered in –2 speed grade and FG484 and FG256 packages.
- MicroBlade devices are only offered in standard speed grade and the FG256 package.

IV Revision 6



Advanced Architecture

The proprietary Fusion architecture provides granularity comparable to standard-cell ASICs. The Fusion device consists of several distinct and programmable architectural features, including the following (Figure 1-1 on page 1-5):

- · Embedded memories
 - Flash memory blocks
 - FlashROM
 - SRAM and FIFO
- · Clocking resources
 - PLL and CCC
 - RC oscillator
 - Crystal oscillator
 - No-Glitch MUX (NGMUX)
- Digital I/Os with advanced I/O standards
- FPGA VersaTiles
- · Analog components
 - ADC
 - Analog I/Os supporting voltage, current, and temperature monitoring
 - 1.5 V on-board voltage regulator
 - Real-time counter

The FPGA core consists of a sea of VersaTiles. Each VersaTile can be configured as a three-input logic lookup table (LUT) equivalent or a D-flip-flop or latch (with or without enable) by programming the appropriate flash switch interconnections. This versatility allows efficient use of the FPGA fabric. The VersaTile capability is unique to the Microsemi families of flash-based FPGAs. VersaTiles and larger functions are connected with any of the four levels of routing hierarchy. Flash switches are distributed throughout the device to provide nonvolatile, reconfigurable interconnect programming. Maximum core utilization is possible for virtually any design.

In addition, extensive on-chip programming circuitry allows for rapid (3.3 V) single-voltage programming of Fusion devices via an IEEE 1532 JTAG interface.

Unprecedented Integration

Integrated Analog Blocks and Analog I/Os

Fusion devices offer robust and flexible analog mixed signal capability in addition to the high-performance flash FPGA fabric and flash memory block. The many built-in analog peripherals include a configurable 32:1 input analog MUX, up to 10 independent MOSFET gate driver outputs, and a configurable ADC. The ADC supports 8-, 10-, and 12-bit modes of operation with a cumulative sample rate up to 600 k samples per second (Ksps), differential nonlinearity (DNL) < 1.0 LSB, and Total Unadjusted Error (TUE) of 0.72 LSB in 10-bit mode. The TUE is used for characterization of the conversion error and includes errors from all sources, such as offset and linearity. Internal bandgap circuitry offers 1% voltage reference accuracy with the flexibility of utilizing an external reference voltage. The ADC channel sampling sequence and sampling rate are programmable and implemented in the FPGA logic using Designer and Libero SoC software tool support.

Two channels of the 32-channel ADCMUX are dedicated. Channel 0 is connected internally to VCC and can be used to monitor core power supply. Channel 31 is connected to an internal temperature diode which can be used to monitor device temperature. The 30 remaining channels can be connected to external analog signals. The exact number of I/Os available for external connection signals is device-dependent (refer to the "Fusion Family" table on page I for details).




Figure 2-10 • Very-Long-Line Resources

Crystal Oscillator

The Crystal Oscillator (XTLOSC) is source that generates the clock from an external crystal. The output of XTLOSC CLKOUT signal can be selected as an input to the PLL. Refer to the "Clock Conditioning Circuits" section for more details. The XTLOSC can operate in normal operations and Standby mode (RTC is running and 1.5 V is not present).

In normal operation, the internal FPGA_EN signal is '1' as long as 1.5 V is present for VCC. As such, the internal enable signal, XTL_EN, for Crystal Oscillator is enabled since FPGA_EN is asserted. The XTL_MODE has the option of using MODE or RTC_MODE, depending on SELMODE.


During Standby, 1.5 V is not available, as such, and FPGA_EN is '0'. SELMODE must be asserted in order for XTL_EN to be enabled; hence XTL_MODE relies on RTC_MODE. SELMODE and RTC_MODE must be connected to RTCXTLSEL and RTCXTLMODE from the AB respectively for correct operation during Standby (refer to the "Real-Time Counter System" section on page 2-31 for a detailed description).

The Crystal Oscillator can be configured in one of four modes:

- · RC network, 32 KHz to 4 MHz
- Low gain, 32 to 200 KHz
- Medium gain, 0.20 to 2.0 MHz
- High gain, 2.0 to 20.0 MHz


In RC network mode, the XTAL1 pin is connected to an RC circuit, as shown in Figure 2-16 on page 2-18. The XTAL2 pin should be left floating. The RC value can be chosen based on Figure 2-18 for any desired frequency between 32 KHz and 4 MHz. The RC network mode can also accommodate an external clock source on XTAL1 instead of an RC circuit.

In Low gain, Medium gain, and High gain, an external crystal component or ceramic resonator can be added onto XTAL1 and XTAL2, as shown in Figure 2-16 on page 2-18. In the case where the Crystal Oscillator block is not used, the XTAL1 pin should be connected to GND and the XTAL2 pin should be left floating.



Note: *Internal signal—does not exist in macro.

Figure 2-17 • XTLOSC Macro



Notes:

- Visit the Microsemi SoC Products Group website for application notes concerning dynamic PLL reconfiguration. Refer to the "PLL Macro" section on page 2-27 for signal descriptions.
- 2. Many specific INBUF macros support the wide variety of single-ended and differential I/O standards for the Fusion family.
- 3. Refer to the IGLOO, ProASIC3, SmartFusion and Fusion Macro Library Guide for more information.

Figure 2-19 • Fusion CCC Options: Global Buffers with the PLL Macro

Table 2-11 • Available Selections of I/O Standards within CLKBUF and CLKBUF_LVDS/LVPECL Macros

CLKBUF Macros
CLKBUF_LVCMOS5
CLKBUF_LVCMOS33 ¹
CLKBUF_LVCMOS18
CLKBUF_LVCMOS15
CLKBUF_PCI
CLKBUF_LVDS ²
CLKBUF_LVPECL

Notes:

- 1. This is the default macro. For more details, refer to the IGLOO, ProASIC3, SmartFusion and Fusion Macro Library Guide.
- 2. The B-LVDS and M-LVDS standards are supported with CLKBUF_LVDS.

2-23 Revision 6

Program Operation

A Program operation is initiated by asserting the PROGRAM signal on the interface. Program operations save the contents of the Page Buffer to the FB Array. Due to the technologies inherent in the FB, the total programming (including erase) time per page of the eNVM is 6.8 ms. While the FB is writing the data to the array, the BUSY signal will be asserted.

During a Program operation, the sector and page addresses on ADDR are compared with the stored address for the page (and sector) in the Page Buffer. If there is a mismatch between the two addresses, the Program operation will be aborted and an error will be reported on the STATUS output.

It is possible to write the Page Buffer to a different page in memory. When asserting the PROGRAM pin, if OVERWRITEPAGE is asserted as well, the FB will write the contents of the Page Buffer to the sector and page designated on the ADDR inputs if the destination page is not Overwrite Protected.

A Program operation can be utilized to either modify the contents of the page in the flash memory block or change the protections for the page. Setting the OVERWRITEPROTECT bit on the interface while asserting the PROGRAM pin will put the page addressed into Overwrite Protect Mode. Overwrite Protect Mode safeguards a page from being inadvertently overwritten during subsequent Program or Erase operations.

Program operations that result in a STATUS value of '01' do not modify the addressed page. For all other values of STATUS, the addressed page is modified. Program errors include the following:

- 1. Attempting to program a page that is Overwrite Protected (STATUS = '01')
- 2. Attempting to program a page that is not in the Page Buffer when the Page Buffer has entered Page Loss Protection Mode (STATUS = '01')
- 3. Attempting to perform a program with OVERWRITEPAGE set when the page addressed has been Overwrite Protected (STATUS = '01')
- 4. The Write Count of the page programmed exceeding the Write Threshold defined in the part specification (STATUS = '11')
- 5. The ECC Logic determining that there is an uncorrectable error within the programmed page (STATUS = '10')
- 6. Attempting to program a page that is **not** in the Page Buffer when OVERWRITEPAGE is not set and the page in the Page Buffer is modified (STATUS = '01')
- 7. Attempting to program the page in the Page Buffer when the Page Buffer is **not** modified

The waveform for a Program operation is shown in Figure 2-36.




Figure 2-36 • FB Program Waveform

Note: OVERWRITEPAGE is only sampled when the PROGRAM or ERASEPAGE pins are asserted. OVERWRITEPAGE is ignored in all other operations.






Figure 2-54 • One Port Write / Other Port Read Same




Figure 2-55 • RAM Reset. Applicable to both RAM4K9 and RAM512x18.

2-65 Revision 6

Table 2-36 • Analog Block Pin Description (continued)

Signal Name	Number of Bits	Direction	Function	Location of Details
AG6	1	Output		Analog Quad
AT6	1	Input		Analog Quad
ATRETURN67	1	Input	Temperature monitor return shared by Analog Quads 6 and 7	Analog Quad
AV7	1	Input	Analog Quad 7	Analog Quad
AC7	1	Input		Analog Quad
AG7	1	Output		Analog Quad
AT7	1	Input		Analog Quad
AV8	1	Input	Analog Quad 8	Analog Quad
AC8	1	Input		Analog Quad
AG8	1	Output		Analog Quad
AT8	1	Input		Analog Quad
ATRETURN89	1	Input	Temperature monitor return shared by Analog Quads 8 and 9	Analog Quad
AV9	1	Input	Analog Quad 9	Analog Quad
AC9	1	Input		Analog Quad
AG9	1	Output		Analog Quad
AT9	1	Input		Analog Quad
RTCMATCH	1	Output	MATCH	RTC
RTCPSMMATCH	1	Output	MATCH connected to VRPSM	RTC
RTCXTLMODE[1:0]	2	Output	Drives XTLOSC RTCMODE[1:0] pins	RTC
RTCXTLSEL	1	Output	Drives XTLOSC MODESEL pin	RTC
RTCCLK	1	Input	RTC clock input	RTC

Analog Quad

With the Fusion family, Microsemi introduces the Analog Quad, shown in Figure 2-65 on page 2-81, as the basic analog I/O structure. The Analog Quad is a four-channel system used to precondition a set of analog signals before sending it to the ADC for conversion into a digital signal. To maximize the usefulness of the Analog Quad, the analog input signals can also be configured as LVTTL digital input signals. The Analog Quad is divided into four sections.

The first section is called the Voltage Monitor Block, and its input pin is named AV. It contains a two-channel analog multiplexer that allows an incoming analog signal to be routed directly to the ADC or allows the signal to be routed to a prescaler circuit before being sent to the ADC. The prescaler can be configured to accept analog signals between –12 V and 0 or between 0 and +12 V. The prescaler circuit scales the voltage applied to the ADC input pad such that it is compatible with the ADC input voltage range. The AV pin can also be used as a digital input pin.

The second section of the Analog Quad is called the Current Monitor Block. Its input pin is named AC. The Current Monitor Block contains all the same functions as the Voltage Monitor Block with one addition, which is a current monitoring function. A small external current sensing resistor (typically less than 1 Ω) is connected between the AV and AC pins and is in series with a power source. The Current Monitor Block contains a current monitor circuit that converts the current through the external resistor to a voltage that can then be read using the ADC.



Gain Error

The gain error of an ADC indicates how well the slope of an actual transfer function matches the slope of the ideal transfer function. Gain error is usually expressed in LSB or as a percent of full-scale (%FSR). Gain error is the full-scale error minus the offset error (Figure 2-84).




Figure 2-84 • Gain Error

Gain Error Drift

Gain-error drift is the variation in gain error due to a change in ambient temperature, typically expressed in ppm/°C.

2-101 Revision 6



Refer to Table 2-46 on page 2-109 and the "Acquisition Time or Sample Time Control" section on page 2-107

$$t_{\text{sample}} = (2 + STC) \times t_{\text{ADCCLK}}$$

EQ 20

STC: Sample Time Control value (0-255)

t_{SAMPLE} is the sample time

Table 2-46 • STC Bits Function

Name	Bits	Function
STC	[7:0]	Sample time control

Sample time is computed based on the period of ADCCLK.

Distribution Phase

The second phase is called the distribution phase. During distribution phase, the ADC computes the equivalent digital value from the value stored in the input capacitor. In this phase, the output signal SAMPLE goes back to '0', indicating the sample is completed; but the BUSY signal remains '1', indicating the ADC is still busy for distribution. The distribution time depends strictly on the number of bits. If the ADC is configured as a 10-bit ADC, then 10 ADCCLK cycles are needed. EQ 8 describes the distribution time.

$$t_{distrib} = N \times t_{ADCCLK}$$

EQ 21

N: Number of bits

Post-Calibration Phase

The last phase is the post-calibration phase. This is an optional phase. The post-calibration phase takes two ADCCLK cycles. The output BUSY signal will remain '1' until the post-calibration phase is completed. If the post-calibration phase is skipped, then the BUSY signal goes to '0' after distribution phase. As soon as BUSY signal goes to '0', the DATAVALID signal goes to '1', indicating the digital result is available on the RESULT output signals. DATAVAILD will remain '1' until the next ADCSTART is asserted. Microsemi recommends enabling post-calibration to compensate for drift and temperature-dependent effects. This ensures that the ADC remains consistent over time and with temperature. The post-calibration phase is enabled by bit 3 of the Mode register. EQ 9 describes the post-calibration time.

$$t_{post-cal} = MODE[3] \times (2 \times t_{ADCCLK})$$

EQ 22

MODE[3]: Bit 3 of the Mode register, described in Table 2-41 on page 2-106.

The calculation for the conversion time for the ADC is summarized in EQ 23.

EQ 23

t_{conv}: conversion time

 t_{sync_read} : maximum time for a signal to synchronize with SYSCLK. For calculation purposes, the worst case is a period of SYSCLK, t_{SYSCLK} .

t_{sample}: Sample time t_{distrib}: Distribution time

t_{post-cal}: Post-calibration time

 t_{sync_write} : Maximum time for a signal to synchronize with SYSCLK. For calculation purposes, the worst case is a period of SYSCLK, t_{SYSCLK} .

2-109 Revision 6







Figure 2-90 • Input Setup Time

Standard Conversion



Notes:

- 1. Refer to EQ 20 on page 2-109 for the calculation on the sample time, $t_{\sf SAMPLE}$.
- 2. See EQ 23 on page 2-109 for calculation of the conversion time, t_{CONV} .
- 3. Minimum time to issue an ADCSTART after DATAVALID is 1 SYSCLK period

Figure 2-91 • Standard Conversion Status Signal Timing Diagram



Table 2-51 • Uncalibrated Analog Channel Accuracy* Worst-Case Industrial Conditions, $T_J = 85^{\circ}C$

			al Char ror (LS			el Inpu rror (LS	t Offset SB)		Channel Input Offset Error (mV)			Channel Gain Error (%FSR)		
Analog Pad	Prescaler Range (V)	Neg. Max.	Med.	Pos. Max.	Neg Max	Med.	Pos. Max.	Neg. Max.	Med.	Pos. Max.	Min.	Тур.	Max.	
Positi	ve Range					•	ADC in	10-Bit M	lode					
AV, AC	16	-22	-2	12	-11	-2	14	-169	-32	224	3	0	-3	
	8	-40	– 5	17	-11	- 5	21	-87	-40	166	2	0	-4	
	4	-45	- 9	24	-16	-11	36	-63	-43	144	2	0	-4	
	2	-70	-19	33	-33	-20	66	-66	-39	131	2	0	-4	
	1	-25	- 7	5	-11	-3	26	-11	-3	26	3	-1	-3	
-	0.5	-41	-12	8	-12	-7	38	-6	-4	19	3	-1	-3	
	0.25	-53	-14	19	-20	-14	40	-5	-3	10	5	0	-4	
	0.125	-89	-29	24	-40	-28	88	-5	-4	11	7	0	-5	
AT	16	-3	9	15	-4	0	4	-64	5	64	1	0	-1	
	4	-10	2	15	-11	-2	11	-44	-8	44	1	0	-1	
Negati	ve Range						ADC in	10-Bit N	lode					
AV, AC	16	-35	-10	9	-24	-6	9	-383	-96	148	5	-1	-6	
	8	-65	-19	12	-34	-12	9	-268	-99	75	5	– 1	– 5	
	4	-86	-28	21	-64	-24	19	-254	-96	76	5	-1	-6	
	2	-136	-53	37	-115	-42	39	-230	-83	78	6	-2	- 7	
	1	-98	-35	8	-39	-8	15	-39	-8	15	10	-3	-10	
	0.5	-121	-46	7	-54	-14	18	-27	- 7	9	10	-4	-11	
	0.25	-149	-4 9	19	-72	-16	40	-18	-4	10	14	-4	-12	
	0.125	-188	-67	38	-112	-27	56	-14	-3	7	16	- 5	-14	

Note: *Channel Accuracy includes prescaler and ADC accuracies. For 12-bit mode, multiply the LSB count by 4. For 8-bit mode, divide the LSB count by 4. Gain remains the same.



Table 2-53 • Analog Channel Accuracy: Monitoring Standard Positive Voltages Typical Conditions, $T_{\Delta} = 25^{\circ}C$

	Calil	Direct ADC ^{2,3} (%FSR)						
Input Voltage (V)	16 V (AT)	16 V (12 V) (AV/AC)	8 V (AV/AC)	4 V (AT)	4 V (AV/AC)	2 V (AV/AC)	1 V (AV/AC)	VAREF = 2.56 V
15	1							
14	1							
12	1	1						
5	2	2	1					
3.3	2	2	1	1	1			
2.5	3	2	1	1	1			1
1.8	4	4	1	1	1	1		1
1.5	5	5	2	2	2	1		1
1.2	7	6	2	2	2	1		1
0.9	9	9	4	3	3	1	1	1

Notes:

- 1. Requires enabling Analog Calibration using SmartGen Analog System Builder. For further details, refer to the "Temperature, Voltage, and Current Calibration in Fusion FPGAs" chapter of the Fusion FPGA Fabric User Guide.
- 2. Direct ADC mode using an external VAREF of 2.56V±4.6mV, without Analog Calibration macro.
- 3. For input greater than 2.56 V, the ADC output will saturate. A higher VAREF or prescaler usage is recommended.

Examples

Calculating Accuracy for an Uncalibrated Analog Channel

Formula

For a given prescaler range, EQ 30 gives the output voltage.

Output Voltage = (Channel Output Offset in V) + (Input Voltage x Channel Gain)

EQ 30

where

Channel Output offset in V = Channel Input offset in LSBs x Equivalent voltage per LSB Channel Gain Factor = 1+ (% Channel Gain / 100)

Example

Input Voltage = 5 V

Chosen Prescaler range = 8 V range

Refer to Table 2-51 on page 2-122.

Max. Output Voltage = (Max Positive input offset) + (Input Voltage x Max Positive Channel Gain)

Max. Positive input offset = (21 LSB) x (8 mV per LSB in 10-bit mode)

Max. Positive input offset = 166 mV

Max. Positive Gain Error = +3%

Max. Positive Channel Gain = 1 + (+3% / 100)

Max. Positive Channel Gain = 1.03

Max. Output Voltage = $(166 \text{ mV}) + (5 \text{ V} \times 1.03)$

Max. Output Voltage = 5.316 V



Fusion Family of Mixed Signal FPGAs

Table 2-103 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	C _{LOAD} (pF)
0	3.3	1.4	-	35

Note: *Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

Timing Characteristics

Table 2-104 • 3.3 V LVTTL / 3.3 V LVCMOS Low Slew Commercial Temperature Range Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V Applicable to Pro I/Os

Drive Strength	Speed Grade	t	-	f	.	f	•	f	.	f	t	.	t	Units
		t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{PYS}	t _{EOUT}	t _{ZL}	tzH	t _{LZ}	t _{HZ}	^T ZLS	t _{ZHS}	
4 mA	Std.	0.66	11.01	0.04	1.20	1.57	0.43	11.21	9.05	2.69	2.44	13.45	11.29	ns
	-1	0.56	9.36	0.04	1.02	1.33	0.36	9.54	7.70	2.29	2.08	11.44	9.60	ns
	-2	0.49	8.22	0.03	0.90	1.17	0.32	8.37	6.76	2.01	1.82	10.04	8.43	ns
8 mA	Std.	0.66	7.86	0.04	1.20	1.57	0.43	8.01	6.44	3.04	3.06	10.24	8.68	ns
	-1	0.56	6.69	0.04	1.02	1.33	0.36	6.81	5.48	2.58	2.61	8.71	7.38	ns
	-2	0.49	5.87	0.03	0.90	1.17	0.32	5.98	4.81	2.27	2.29	7.65	6.48	ns
12 mA	Std.	0.66	6.03	0.04	1.20	1.57	0.43	6.14	5.02	3.28	3.47	8.37	7.26	ns
	-1	0.56	5.13	0.04	1.02	1.33	0.36	5.22	4.27	2.79	2.95	7.12	6.17	ns
	-2	0.49	4.50	0.03	0.90	1.17	0.32	4.58	3.75	2.45	2.59	6.25	5.42	ns
16 mA	Std.	0.66	5.62	0.04	1.20	1.57	0.43	5.72	4.72	3.32	3.58	7.96	6.96	ns
	-1	0.56	4.78	0.04	1.02	1.33	0.36	4.87	4.02	2.83	3.04	6.77	5.92	ns
	-2	0.49	4.20	0.03	0.90	1.17	0.32	4.27	3.53	2.48	2.67	5.94	5.20	ns
24 mA	Std.	0.66	5.24	0.04	1.20	1.57	0.43	5.34	4.69	3.39	3.96	7.58	6.93	ns
	– 1	0.56	4.46	0.04	1.02	1.33	0.36	4.54	3.99	2.88	3.37	6.44	5.89	ns
	-2	0.49	3.92	0.03	0.90	1.17	0.32	3.99	3.50	2.53	2.96	5.66	5.17	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.



Table 2-117 • 2.5 V LVCMOS High Slew
Commercial Temperature Range Conditions: T_J = 70°C, Worst-Case VCC = 1.425 V,
Worst-Case VCCI = 2.3 V
Applicable to Standard I/Os

Drive Strength	Speed Grade	t _{DOUT}	t _{DP}	t _{DIN}	t _{PY}	t _{EOUT}	t _{ZL}	t _{ZH}	t _{LZ}	t _{HZ}	Units
2 mA	Std.	0.66	8.20	0.04	1.29	0.43	7.24	8.20	2.03	1.91	ns
	-1	0.56	6.98	0.04	1.10	0.36	6.16	6.98	1.73	1.62	ns
	-2	0.49	6.13	0.03	0.96	0.32	5.41	6.13	1.52	1.43	ns
4 mA	Std.	0.66	8.20	0.04	1.29	0.43	7.24	8.20	2.03	1.91	ns
	-1	0.56	6.98	0.04	1.10	0.36	6.16	6.98	1.73	1.62	ns
	-2	0.49	6.13	0.03	0.96	0.32	5.41	6.13	1.52	1.43	ns
6 mA	Std.	0.66	4.77	0.04	1.29	0.43	4.55	4.77	2.38	2.55	ns
	-1	0.56	4.05	0.04	1.10	0.36	3.87	4.05	2.03	2.17	ns
	-2	0.49	3.56	0.03	0.96	0.32	3.40	3.56	1.78	1.91	ns
8 mA	Std.	0.66	4.77	0.04	1.29	0.43	4.55	4.77	2.38	2.55	ns
	-1	0.56	4.05	0.04	1.10	0.36	3.87	4.05	2.03	2.17	ns
	-2	0.49	3.56	0.03	0.96	0.32	3.40	3.56	1.78	1.91	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.



Table 3-11 • AFS090 Quiescent Supply Current Characteristics

Parameter	Description	Conditions	Temp.	Min	Тур	Max	Unit
ICC ¹	1.5 V quiescent current	Operational standby ⁴ ,	T _J = 25°C		5	7.5	mA
		VCC = 1.575 V	T _J = 85°C		6.5	20	mA
			T _J = 100°C		14	48	mA
		Standby mode ⁵ or Sleep mode ⁶ , V _{CC} = 0 V			0	0	μA
ICC33 ²	3.3 V analog supplies	Operational standby ⁴ ,	$T_J = 25^{\circ}C$		9.8	12	mA
	current	VCC33 = 3.63 V	T _J = 85°C		9.8	12	mA
			T _J = 100°C		10.7	15	mA
		Operational standby, only	$T_J = 25^{\circ}C$		0.30	2	mA
		Analog Quad and –3.3 V output ON, VCC33 = 3.63 V	T _J = 85°C		0.30	2	mA
		,	T _J = 100°C		0.45	2	mA
		Standby mode ⁵ ,	$T_J = 25^{\circ}C$		2.9	2.9	mA
		VCC33 = 3.63 V	T _J = 85°C		2.9	3.0	mA
			T _J = 100°C		3.5	6	mA
		Sleep mode ⁶ , VCC33 = 3.63 V	$T_J = 25^{\circ}C$		17	18	μA
			T _J = 85°C		18	20	μA
			T _J = 100°C		24	25	μA
ICCI ³	I/O quiescent current	Operational standby ⁶ ,	$T_J = 25^{\circ}C$		260	437	μA
		VCCIx = 3.63 V	T _J = 85°C		260	437	μA
			T _J = 100°C		260	437	μA
IJTAG	JTAG I/O quiescent current	Operational standby ⁴ ,	$T_J = 25^{\circ}C$		80	100	μA
		VJTAG = 3.63 V	T _J = 85°C		80	100	μA
			T _J = 100°C		80	100	μA
		Standby mode ⁵ or Sleep mode ⁶ , VJTAG = 0 V			0	0	μA
IPP	Programming supply current	Non-programming mode, VPUMP = 3.63 V	T _J = 25°C		37	80	μA
			T _J = 85°C		37	80	μA
			T _J = 100°C		80	100	μA
		Standby mode ⁵ or Sleep mode ⁶ , VPUMP = 0 V			0	0	μA

Notes:

- 1. ICC is the 1.5 V power supplies, ICC, ICCPLL, ICC15A, ICCNVM.
- 2. ICC33A includes ICC33A, ICC33PMP, and ICCOSC.
- 3. ICCI includes all ICCI0, ICCI1, and ICCI2.
- 4. Operational standby is when the Fusion device is powered up, all blocks are used, no I/O is toggling, Voltage Regulator is loaded with 200 mA, VCC33PMP is ON, XTAL is ON, and ADC is ON.
- 5. XTAL is configured as high gain, VCC = VJTAG = VPUMP = 0 V.
- 6. Sleep Mode, VCC = VJTAG = VPUMP = 0 V.



Fusion Family of Mixed Signal FPGAs

PQ208			
Pin Number	AFS250 Function	AFS600 Function	
74	AV2	AV4	
75	AC2	AC4	
76	AG2	AG4	
77	AT2	AT4	
78	ATRTN1	ATRTN2	
79	AT3	AT5	
80	AG3	AG5	
81	AC3	AC5	
82	AV3	AV5	
83	AV4	AV6	
84	AC4	AC6	
85	AG4	AG6	
86	AT4	AT6	
87	ATRTN2	ATRTN3	
88	AT5	AT7	
89	AG5	AG7	
90	AC5	AC7	
91	AV5	AV7	
92	NC	AV8	
93	NC	AC8	
94	NC	AG8	
95	NC	AT8	
96	NC	ATRTN4	
97	NC	AT9	
98	NC	AG9	
99	NC	AC9	
100	NC	AV9	
101	GNDAQ	GNDAQ	
102	VCC33A	VCC33A	
103	ADCGNDREF	ADCGNDREF	
104	VAREF	VAREF	
105	PUB	PUB	
106	VCC33A	VCC33A	
107	GNDA	GNDA	
108	PTEM	PTEM	
109	PTBASE	PTBASE	
110	GNDNVM	GNDNVM	

PQ208			
	AFS600 Function		
	VCCNVM		
	VCC		
	VCC		
	VPUMP		
GNDQ	NC		
VCCIB1	TCK		
TCK	TDI		
TDI	TMS		
TMS	TDO		
TDO	TRST		
TRST	VJTAG		
VJTAG	IO57NDB2V0		
IO57NDB1V0	GDC2/IO57PDB2V0		
GDC2/IO57PDB1V0	IO56NDB2V0		
IO56NDB1V0	GDB2/IO56PDB2V0		
GDB2/IO56PDB1V0	IO55NDB2V0		
VCCIB1	GDA2/IO55PDB2V0		
GND	GDA0/IO54NDB2V0		
IO55NDB1V0	GDA1/IO54PDB2V0		
GDA2/IO55PDB1V0	VCCIB2		
GDA0/IO54NDB1V0	GND		
GDA1/IO54PDB1V0	VCC		
GDB0/IO53NDB1V0	GCA0/IO45NDB2V0		
GDB1/IO53PDB1V0	GCA1/IO45PDB2V0		
GDC0/IO52NDB1V0	GCB0/IO44NDB2V0		
GDC1/IO52PDB1V0	GCB1/IO44PDB2V0		
IO51NSB1V0	GCC0/IO43NDB2V 0		
VCCIB1	GCC1/IO43PDB2V0		
GND	IO42NDB2V0		
VCC	IO42PDB2V0		
IO50NDB1V0	IO41NDB2V0		
IO50PDB1V0	GCC2/IO41PDB2V0		
GCA0/IO49NDB1V0	VCCIB2		
GCA1/IO49PDB1V0	GND		
GCB0/IO48NDB1V0	VCC		
GCB1/IO48PDB1V0	IO40NDB2V0		
GCC0/IO47NDB1V0	GCB2/IO40PDB2V0		
	TCK TDI TMS TDO TRST VJTAG IO57NDB1V0 GDC2/IO57PDB1V0 IO56NDB1V0 GDB2/IO56PDB1V0 VCCIB1 GND IO55NDB1V0 GDA2/IO55PDB1V0 GDA2/IO55PDB1V0 GDA1/IO54NDB1V0 GDA1/IO54NDB1V0 GDB1/IO53NDB1V0 GDB1/IO53NDB1V0 GDC1/IO52NDB1V0 GDC1/IO52NDB1V0 GDC1/IO52NDB1V0 IO51NSB1V0 VCCIB1 GND VCC IO50NDB1V0 IO50NDB1V0 GCA0/IO49NDB1V0 GCA1/IO49PDB1V0 GCB0/IO48NDB1V0		



FG256					
Pin Number	AFS090 Function	AFS250 Function	AFS600 Function	AFS1500 Function	
E13	VCCIB1	VCCIB1	VCCIB2	VCCIB2	
E14	GCC2/IO33NDB1V0	IO42NDB1V0	IO32NDB2V0	IO46NDB2V0	
E15	GCB2/IO33PDB1V0	GBC2/IO42PDB1V0	GBC2/IO32PDB2V0	GBC2/IO46PDB2V0	
E16	GND	GND	GND	GND	
F1	NC	NC	IO79NDB4V0	IO111NDB4V0	
F2	NC	NC	IO79PDB4V0	IO111PDB4V0	
F3	GFB1/IO48PPB3V0	IO72NDB3V0	IO76NDB4V0	IO112NDB4V0	
F4	GFC0/IO49NDB3V0	IO72PDB3V0	IO76PDB4V0	IO112PDB4V0	
F5	NC	NC	IO82PSB4V0	IO120PSB4V0	
F6	GFC1/IO49PDB3V0	GAC2/IO74PPB3V0	GAC2/IO83PPB4V0	GAC2/IO123PPB4V0	
F7	NC	IO09RSB0V0	IO04PPB0V0	IO05PPB0V1	
F8	NC	IO19RSB0V0	IO08NDB0V1	IO11NDB0V1	
F9	NC	NC	IO20PDB1V0	IO27PDB1V1	
F10	NC	IO29RSB0V0	IO23NDB1V1	IO37NDB1V2	
F11	NC	IO43NDB1V0	IO36NDB2V0	IO50NDB2V0	
F12	NC	IO43PDB1V0	IO36PDB2V0	IO50PDB2V0	
F13	NC	IO44NDB1V0	IO39NDB2V0	IO59NDB2V0	
F14	NC	GCA2/IO44PDB1V0	GCA2/IO39PDB2V0	GCA2/IO59PDB2V0	
F15	GCC1/IO34PDB1V0	GCB2/IO45PDB1V0	GCB2/IO40PDB2V0	GCB2/IO60PDB2V0	
F16	GCC0/IO34NDB1V0	IO45NDB1V0	IO40NDB2V0	IO60NDB2V0	
G1	GEC0/IO46NPB3V0	IO70NPB3V0	IO74NPB4V0	IO109NPB4V0	
G2	VCCIB3	VCCIB3	VCCIB4	VCCIB4	
G3	GEC1/IO46PPB3V0	GFB2/IO70PPB3V0	GFB2/IO74PPB4V0	GFB2/IO109PPB4V0	
G4	GFA1/IO47PDB3V0	GFA2/IO71PDB3V0	GFA2/IO75PDB4V0	GFA2/IO110PDB4V0	
G5	GND	GND	GND	GND	
G6	GFA0/IO47NDB3V0	IO71NDB3V0	IO75NDB4V0	IO110NDB4V0	
G7	GND	GND	GND	GND	
G8	VCC	VCC	VCC	VCC	
G9	GND	GND	GND	GND	
G10	VCC	VCC	VCC	VCC	
G11	GDA1/IO37NDB1V0	GCC0/IO47NDB1V0	GCC0/IO43NDB2V0	GCC0/IO62NDB2V0	
G12	GND	GND	GND	GND	
G13	IO37PDB1V0	GCC1/IO47PDB1V0	GCC1/IO43PDB2V0	GCC1/IO62PDB2V0	
G14	GCB0/IO35NPB1V0	IO46NPB1V0	IO41NPB2V0	IO61NPB2V0	
G15	VCCIB1	VCCIB1	VCCIB2	VCCIB2	
G16	GCB1/IO35PPB1V0	GCC2/IO46PPB1V0	GCC2/IO41PPB2V0	GCC2/IO61PPB2V0	
H1	GEB1/IO45PDB3V0	GFC2/IO69PDB3V0	GFC2/IO73PDB4V0	GFC2/IO108PDB4V0	
H2	GEB0/IO45NDB3V0	IO69NDB3V0	IO73NDB4V0	IO108NDB4V0	



FG484			
Pin Number	AFS600 Function	AFS1500 Function	
B5	IO05NDB0V0	IO04NDB0V0	
В6	IO05PDB0V0	IO04PDB0V0	
B7	GND	GND	
B8	IO10NDB0V1	IO09NDB0V1	
В9	IO13PDB0V1	IO11PDB0V1	
B10	GND	GND	
B11	IO17NDB1V0	IO24NDB1V0	
B12	IO18NDB1V0	IO26NDB1V0	
B13	GND	GND	
B14	IO21NDB1V0	IO31NDB1V1	
B15	IO21PDB1V0	IO31PDB1V1	
B16	GND	GND	
B17	GBC1/IO26PDB1V1	GBC1/IO40PDB1V2	
B18	GBA1/IO28PDB1V1	GBA1/IO42PDB1V2	
B19	GND	GND	
B20	VCCPLB	VCCPLB	
B21	GND	GND	
B22	VCC	NC	
C1	IO82PDB4V0	IO121PDB4V0	
C2	NC	IO122PSB4V0	
C3	IO00NDB0V0	IO00NDB0V0	
C4	IO00PDB0V0	IO00PDB0V0	
C5	VCCIB0	VCCIB0	
C6	IO06NDB0V0	IO05NDB0V1	
C7	IO06PDB0V0	IO05PDB0V1	
C8	VCCIB0	VCCIB0	
C9	IO13NDB0V1	IO11NDB0V1	
C10	IO11PDB0V1	IO14PDB0V2	
C11	VCCIB0	VCCIB0	
C12	VCCIB1	VCCIB1	
C13	IO20NDB1V0	IO29NDB1V1	
C14	IO20PDB1V0	IO29PDB1V1	
C15	VCCIB1	VCCIB1	
C16	IO25NDB1V1	IO37NDB1V2	
C17	GBB0/IO27NDB1V1	GBB0/IO41NDB1V2	

FG484			
Pin			
Number	AFS600 Function	AFS1500 Function	
C18	VCCIB1	VCCIB1	
C19	VCOMPLB	VCOMPLB	
C20	GBA2/IO30PDB2V0	GBA2/IO44PDB2V0	
C21	NC	IO48PSB2V0	
C22	GBB2/IO31PDB2V0	GBB2/IO45PDB2V0	
D1	IO82NDB4V0	IO121NDB4V0	
D2	GND	GND	
D3	IO83NDB4V0	IO123NDB4V0	
D4	GAC2/IO83PDB4V0	GAC2/IO123PDB4V0	
D5	GAA2/IO85PDB4V0	GAA2/IO125PDB4V0	
D6	GAC0/IO03NDB0V0	GAC0/IO03NDB0V0	
D7	GAC1/IO03PDB0V0	GAC1/IO03PDB0V0	
D8	IO09NDB0V1	IO10NDB0V1	
D9	IO09PDB0V1	IO10PDB0V1	
D10	IO11NDB0V1	IO14NDB0V2	
D11	IO16NDB1V0	IO23NDB1V0	
D12	IO16PDB1V0	IO23PDB1V0	
D13	NC	IO32NPB1V1	
D14	IO23NDB1V1	IO34NDB1V1	
D15	IO23PDB1V1	IO34PDB1V1	
D16	IO25PDB1V1	IO37PDB1V2	
D17	GBB1/IO27PDB1V1	GBB1/IO41PDB1V2	
D18	VCCIB2	VCCIB2	
D19	NC	IO47PPB2V0	
D20	IO30NDB2V0	IO44NDB2V0	
D21	GND	GND	
D22	IO31NDB2V0	IO45NDB2V0	
E1	IO81NDB4V0	IO120NDB4V0	
E2	IO81PDB4V0	IO120PDB4V0	
E3	VCCIB4	VCCIB4	
E4	GAB2/IO84PDB4V0	GAB2/IO124PDB4V0	
E5	IO85NDB4V0	IO125NDB4V0	
E6	GND	GND	
E7	VCCIB0	VCCIB0	
E8	NC	IO08NDB0V1	



Datasheet Information

Revision	Changes	Page
v2.0, Revision 1 (continued)	Table 3-6 • Package Thermal Resistance was updated to include new data.	3-7
	In EQ 4 to EQ 6, the junction temperature was changed from 110°C to 100°C.	3-8 to 3-8
	Table 3-8 • AFS1500 Quiescent Supply Current Characteristics through Table 3-11 • AFS090 Quiescent Supply Current Characteristics are new and have replaced the Quiescent Supply Current Characteristics (IDDQ) table.	3-10 to 3-16
	In Table 3-14 • Different Components Contributing to the Dynamic Power Consumption in Fusion Devices, the power supply for PAC9 and PAC10 were changed from VMV/VCC to VCCI.	3-22
	In Table 3-15 • Different Components Contributing to the Static Power Consumption in Fusion Devices, the power supply for PDC7 and PDC8 were changed from VMV/VCC to VCCI. PDC1 was updated from TBD to 18.	3-23
	The "QN108" table was updated to remove the duplicates of pins B12 and B34.	4-2
Preliminary v1.7 (October 2008)	The version number category was changed from Advance to Preliminary, which means the datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.	
	For the VIL and VIH parameters, 0.30 * VCCI was changed to 0.35 * VCCI and 0.70 * VCCI was changed to 0.65 * VCCI in Table 2-126 • Minimum and Maximum DC Input and Output Levels.	2-193
	The version number category was changed from Advance to Preliminary, which means the datasheet contains information based on simulation and/or initial characterization. The information is believed to be correct, but changes are possible.	N/A
	The following updates were made to Table 2-141 • Minimum and Maximum DC Input and Output Levels:	2-200
	Temperature Digital Output	
	213 00 1111 1101	
	283 01 0001 1011 358 01 0110 0110 – only the digital output was updated. Temperature 358 remains in the temperature column.	
	In Advance v1.2, the "VAREF Analog Reference Voltage" pin description was significantly updated but the change was not noted in the change table.	2-225
Advance v1.6 (August 2008)	The title of the datasheet changed from Actel Programmable System Chips to Actel Fusion Mixed Signal FPGAs. In addition, all instances of programmable system chip were changed to mixed signal FPGA.	
	The references to the <i>Peripherals User's Guide</i> in the "No-Glitch MUX (NGMUX)" section and "Voltage Regulator Power Supply Monitor (VRPSM)" section were changed to <i>Fusion Handbook</i> .	2-32, 2-42
Advance v1.5 (July 2008)	The following bullet was updated from High-Voltage Input Tolerance: ±12 V to High-Voltage Input Tolerance: 10.5 V to 12 V.	I
	The following bullet was updated from Programmable 1, 3, 10, 30 μ A and 25 mA Drive Strengths to Programmable 1, 3, 10, 30 μ A and 20 mA Drive Strengths.	I

5-7 Revision 6