

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	110592
Number of I/O	95
Number of Gates	600000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/afs600-pqg208i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

Fusion Device Family Overview	
Introduction	
General Description	
Unprecedented Integration	
Related Documents	1-10
Device Architecture	
Fusion Stack Architecture	
Core Architecture	
Clocking Resources	
Real-Time Counter System	2-3
Embedded Memories	
Analog Block	
Analog Configuration MUX	2-126
User I/Os	2-132
Pin Descriptions	2-223
Security	2-228
DC and Power Characteristics	
General Specifications	
Calculating Power Dissipation	
Power Consumption	3-32
Package Pin Assignments	
QN108	4
QN180	
PQ208	
FG256	
FG484	
FG676	
Datasheet Information	
List of Changes	5 <u>-</u> -
Datasheet Categories	
Safety Critical. Life Support, and High-Reliability Applications Policy	







Figure 2-21 • Fusion CCC Options: Global Buffers with Programmable Delay

## **Global Input Selections**

Each global buffer, as well as the PLL reference clock, can be driven from one of the following (Figure 2-22):

- · 3 dedicated single-ended I/Os using a hardwired connection
- · 2 dedicated differential I/Os using a hardwired connection
- The FPGA core



GAA[0:2]: GA represents global in the northwest corner of the device. A[0:2]: designates specific A clock source.

#### Notes:

- 1. Represents the global input pins. Globals have direct access to the clock conditioning block and are not routed via the FPGA fabric. Refer to the "User I/O Naming Convention" section on page 2-158 for more information.
- 2. Instantiate the routed clock source input as follows:
  - a) Connect the output of a logic element to the clock input of the PLL, CLKDLY, or CLKINT macro.
  - b) Do not place a clock source I/O (INBUF or INBUF\_LVPECL/LVDS) in a relevant global pin location.
- 3. LVDS-based clock sources are available in the east and west banks on all Fusion devices.

Figure 2-22 • Clock Input Sources Including CLKBUF, CLKBUF\_LVDS/LVPECL, and CLKINT

2-25 Revision 6



Fusion uses a remote diode as a temperature sensor. The Fusion Temperature Monitor uses a differential input; the AT pin and ATRTN (AT Return) pin are the differential inputs to the Temperature Monitor. There is one Temperature Monitor in each Quad. A simplified block diagram is shown in Figure 2-77.




Figure 2-77 • Block Diagram for Temperature Monitor Circuit

The Fusion approach to measuring temperature is forcing two different currents through the diode with a ratio of 10:1. The switch that controls the different currents is controlled by the Temperature Monitor Strobe signal, TMSTB. Setting TMSTB to '1' will initiate a Temperature reading. The TMSTB should remain '1' until the ADC finishes sampling the voltage from the Temperature Monitor. The minimum sample time for the Temperature Monitor cannot be less than the minimum strobe high time minus the setup time. Figure 2-78 shows the timing diagram.




Figure 2-78 • Timing Diagram for the Temperature Monitor Strobe Signal

Note: When the IEEE 1149.1 Boundary Scan EXTEST instruction is executed, the AG pad drive strength ceases and becomes a 1  $\mu$ A sink into the Fusion device.

2-93 Revision 6






Figure 2-99 • Fusion Pro I/O Bank Detail Showing VREF Minibanks (north side of AFS600 and AFS1500)

Table 2-67 • I/O Standards Supported by Bank Type

I/O Bank	Single-Ended I/O Standards	Differential I/O Standards	Voltage-Referenced	Hot- Swap
Standard I/O	LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V / 1.8 V / 1.5 V, LVCMOS 2.5/5.0 V	_	-	Yes
Advanced I/O	LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V / 1.8 V / 1.5 V, LVCMOS 2.5/5.0 V, 3.3 V PCI / 3.3 V PCI-X	LVPECL and LVDS	-	_
Pro I/O	LVTTL/LVCMOS 3.3 V, LVCMOS 2.5 V / 1.8 V / 1.5 V, LVCMOS 2.5/5.0 V, 3.3 V PCI / 3.3 V PCI-X	LVPECL and LVDS	GTL+2.5 V / 3.3 V, GTL 2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3 Class I and II	Yes

2-133 Revision 6



Table 2-71 • Fusion Standard and Advanced I/O Features

I/O Bank Voltage (typical)	Minibank Voltage (typical)	LVTTL/LVCMOS 3.3 V	LVCMOS 2.5 V	LVCMOS 1.8 V	LVCMOS 1.5 V	3.3 V PCI / PCI-X	GTL + (3.3 V)	GTL + (2.5 V)	GTL (3.3 V)	GTL (2.5 V)	HSTL Class I and II (1.5 V)	SSTL2 Class I and II (2.5 V)	SSTL3 Class I and II (3.3 V)	LVDS (2.5 V ± 5%)	LVPECL (3.3 V)
3.3 V	_														
	0.80 V														
	1.00 V														
	1.50 V														
2.5 V	_														
	0.80 V														
	1.00 V														
	1.25 V														
1.8 V	_														_
1.5 V	_														
	0.75 V														

Note: White box: Allowable I/O standard combinations Gray box: Illegal I/O standard combinations

2-135 Revision 6



## **Hot-Swap Support**

Hot-swapping (also called hot plugging) is the operation of hot insertion or hot removal of a card in (or from) a powered-up system. The levels of hot-swap support and examples of related applications are described in Table 2-74. The I/Os also need to be configured in hot insertion mode if hot plugging compliance is required.

Table 2-74 • Levels of Hot-Swap Support

Hot Swapping Level	Description	Power Applied to Device	Bus State	Card Ground Connection	Device Circuitry Connected to Bus Pins		Compliance of Fusion Devices
1	Cold-swap	No	_	_	_	System and card with Microsemi FPGA chip are powered down, then card gets plugged into system, then power supplies are turned on for system but not for FPGA on card.	Compliant I/Os can but do not have to be set to hot insertion mode.
2	Hot-swap while reset	Yes	reset state	Must be made and maintained for 1 ms before, during, and after insertion/ removal	_	In PCI hot plug specification, reset control circuitry isolates the card busses until the card supplies are at their nominal operating levels and stable.	Compliant I/Os can but do not have to be set to hot insertion mode.
3	Hot-swap while bus idle		Held idle (no ongoing I/O processes during insertion/re moval)	Same as Level 2	glitch-free during power-up or	Board bus shared with card bus is "frozen," and there is no toggling activity on bus. It is critical that the logic states set on the bus signal do not get disturbed during card insertion/removal.	set to hot
4	Hot-swap on an active bus		Bus may have active I/O processes ongoing, but device being inserted or removed must be idle.	Same as Level 2	Same as Level 3	signal do not get	

2-141 Revision 6



Table 2-92 • Summary of I/O Timing Characteristics – Software Default Settings
Commercial Temperature Range Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V,
Worst-Case VCCI = I/O Standard Dependent
Applicable to Pro I/Os

I/O Standard	Drive Strength (mA)	Slew Rate	Capacitive Load (pF)	External Resistor (Ohm)	t pour	фр	<sup>‡</sup> DIN	фү	t <sub>pγ</sub> S	<sup>t</sup> ∈ou⊤	<sup>t</sup> ZL	<sup>t</sup> zн	tız	t <sub>t</sub> z	tzıs	sнz <sub>1</sub>	Units
3.3 V LVTTL/ 3.3 V LVCMOS	12 mA	High	35	-	0.49	2.74	0.03	0.90	1.17	0.32	2.79	2.14	2.45	2.70	4.46	3.81	ns
2.5 V LVCMOS 1	12 mA	High	35	-	0.49	2.80	0.03	1.13	1.24	0.32	2.85	2.61	2.51	2.61	4.52	4.28	ns
1.8 V LVCMOS 1	12 mA	High	35	-	0.49	2.83	0.03	1.08	1.42	0.32	2.89	2.31	2.79	3.16	4.56	3.98	ns
1.5 V LVCMOS 1	12 mA	High	35	_	0.49	3.30	0.03	1.27	1.60	0.32	3.36	2.70	2.96	3.27	5.03	4.37	ns
	Per PCI spec	High	10	25 <sup>2</sup>	0.49	2.09	0.03	0.78	1.25	0.32	2.13	1.49	2.45	2.70	3.80	3.16	ns
	Per PCI-X spec	High	10	25 <sup>2</sup>	0.49	2.09	0.03	0.77	1.17	0.32	2.13	1.49	2.45	2.70	3.80	3.16	ns
3.3 V GTL 2	20 mA	High	10	25	0.49	1.55	0.03	2.19	_	0.32	1.52	1.55	0.00	0.00	3.19	3.22	ns
2.5 V GTL 2	20 mA	High	10	25	0.49	1.59	0.03	1.83	_	0.32	1.61	1.59	0.00	0.00	3.28	3.26	ns
3.3 V GTL+ 3	35 mA	High	10	25	0.49	1.53	0.03	1.19	-	0.32	1.56	1.53	0.00	0.00	3.23	3.20	ns
2.5 V GTL+ 3	33 mA	High	10	25	0.49	1.65	0.03	1.13	-	0.32	1.68	1.57	0.00	0.00	3.35	3.24	ns
HSTL (I)	8 mA	High	20	50	0.49	2.37	0.03	1.59	_	0.32	2.42	2.35	0.00	0.00	4.09	4.02	ns
HSTL (II) 1	15 mA	High	20	25	0.49	2.26	0.03	1.59	-	0.32	2.30	2.03	0.00	0.00	3.97	3.70	ns
SSTL2 (I) 1	17 mA	High	30	50	0.49	1.59	0.03	1.00	-	0.32	1.62	1.38	0.00	0.00	3.29	3.05	ns
SSTL2 (II) 2	21 mA	High	30	25	0.49	1.62	0.03	1.00	-	0.32	1.65	1.32	0.00	0.00	3.32	2.99	ns
SSTL3 (I) 1	16 mA	High	30	50	0.49	1.72	0.03	0.93	ı	0.32	1.75	1.37	0.00	0.00	3.42	3.04	ns
SSTL3 (II) 2	24 mA	High	30	25	0.49	1.54	0.03	0.93	ı	0.32	1.57	1.25	0.00	0.00	3.24	2.92	ns
LVDS 2	24 mA	High	-	ı	0.49	1.57	0.03	1.36	ı	ı	ı	1	ı	_	-	_	ns
LVPECL 2	24 mA	High	_	_	0.49	1.60	0.03	1.22	_	_	_	_	_	_	_	_	ns

### Notes:

- 1. For specific junction temperature and voltage-supply levels, refer to Table 3-6 on page 3-7 for derating values.
- 2. Resistance is used to measure I/O propagation delays as defined in PCI specifications. See Figure 2-123 on page 2-197 for connectivity. This resistor is not required during normal operation.

2-167 Revision 6



Fusion Family of Mixed Signal FPGAs

Table 2-122 • 1.8 V LVCMOS Low Slew
Commercial Temperature Range Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V,
Worst-Case VCCI = 1.7 V
Applicable to Advanced I/Os

Drive Strength	Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zhs</sub>	Units
2 mA	Std.	0.66	15.53	0.04	1.31	0.43	14.11	15.53	2.78	1.60	16.35	17.77	ns
	-1	0.56	13.21	0.04	1.11	0.36	12.01	13.21	2.36	1.36	13.91	15.11	ns
	-2 <sup>2</sup>	0.49	11.60	0.03	0.98	0.32	10.54	11.60	2.07	1.19	12.21	13.27	ns
4 mA	Std.	0.66	10.48	0.04	1.31	0.43	10.41	10.48	3.23	2.73	12.65	12.71	ns
	-1	0.56	8.91	0.04	1.11	0.36	8.86	8.91	2.75	2.33	10.76	10.81	ns
	-2	0.49	7.82	0.03	0.98	0.32	7.77	7.82	2.41	2.04	9.44	9.49	ns
8 mA	Std.	0.66	8.05	0.04	1.31	0.43	8.20	7.84	3.54	3.27	10.43	10.08	ns
	-1	0.56	6.85	0.04	1.11	0.36	6.97	6.67	3.01	2.78	8.88	8.57	ns
	-2	0.49	6.01	0.03	0.98	0.32	6.12	5.86	2.64	2.44	7.79	7.53	ns
12 mA	Std.	0.66	7.50	0.04	1.31	0.43	7.64	7.30	3.61	3.41	9.88	9.53	ns
	-1	0.56	6.38	0.04	1.11	0.36	6.50	6.21	3.07	2.90	8.40	8.11	ns
	-2	0.49	5.60	0.03	0.98	0.32	5.71	5.45	2.69	2.55	7.38	7.12	ns
16 mA	Std.	0.66	7.29	0.04	1.31	0.43	7.23	7.29	3.71	3.95	9.47	9.53	ns
	-1	0.56	6.20	0.04	1.11	0.36	6.15	6.20	3.15	3.36	8.06	8.11	ns
	-2	0.49	5.45	0.03	0.98	0.32	5.40	5.45	2.77	2.95	7.07	7.12	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Revision 6 2-190



## Voltage Referenced I/O Characteristics

3.3 V GTL

Gunning Transceiver Logic is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open-drain output buffer. The VCCI pin should be connected to 3.3 V.

Table 2-138 • Minimum and Maximum DC Input and Output Levels

3.3 V GTL		VIL	VIH		VOL	VOH	IOL	ЮН	IOSL	IOSH	IIL <sup>1</sup>	IIH <sup>2</sup>
Drive Strength	Min. V	Max. V	Min. V	Max. V	Max. V	Min. V	mA	mA	Max. mA <sup>3</sup>	Max. mA <sup>3</sup>	μ <b>Α</b> <sup>4</sup>	μ <b>Α</b> <sup>4</sup>
20 mA <sup>3</sup>	-0.3	VREF - 0.05	VREF + 0.05	3.6	0.4	ı	20	20	181	268	10	10

#### Notes:

- 1. IIL is the input leakage current per I/O pin over recommended operation conditions where -0.3 V < VIN < VIL.
- 2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.
- 3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
- 4. Currents are measured at 85°C junction temperature.




Figure 2-124 • AC Loading

Table 2-139 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ.) (V)	VTT (typ.) (V)	C <sub>LOAD</sub> (pF)
VREF - 0.05	VREF + 0.05	0.8	0.8	1.2	10

Note: \*Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

#### **Timing Characteristics**

Table 2-140 • 3.3 V GTL

Commercial Temperature Range Conditions:  $T_J$  = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V, VREF = 0.8 V

Speed Grade	t <sub>DOUT</sub>	t <sub>DP</sub>	t <sub>DIN</sub>	t <sub>PY</sub>	t <sub>EOUT</sub>	t <sub>ZL</sub>	t <sub>ZH</sub>	t <sub>LZ</sub>	t <sub>HZ</sub>	t <sub>ZLS</sub>	t <sub>zHS</sub>	Units
Std.	0.66	2.08	0.04	2.93	0.43	2.04	2.08			4.27	4.31	ns
<b>-1</b>	0.56	1.77	0.04	2.50	0.36	1.73	1.77			3.63	3.67	ns
-2	0.49	1.55	0.03	2.19	0.32	1.52	1.55			3.19	3.22	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

2-199 Revision 6

## Input Register




Figure 2-139 • Input Register Timing Diagram

**Timing Characteristics** 

Table 2-176 • Input Data Register Propagation Delays

Commercial Temperature Range Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	-2	-1	Std.	Units
t <sub>ICLKQ</sub>	Clock-to-Q of the Input Data Register	0.24	0.27	0.32	ns
t <sub>ISUD</sub>	Data Setup Time for the Input Data Register	0.26	0.30	0.35	ns
t <sub>IHD</sub>	Data Hold Time for the Input Data Register	0.00	0.00	0.00	ns
t <sub>ISUE</sub>	Enable Setup Time for the Input Data Register	0.37	0.42	0.50	ns
t <sub>IHE</sub>	Enable Hold Time for the Input Data Register	0.00	0.00	0.00	ns
t <sub>ICLR2Q</sub>	Asynchronous Clear-to-Q of the Input Data Register	0.45	0.52	0.61	ns
t <sub>IPRE2Q</sub>	Asynchronous Preset-to-Q of the Input Data Register	0.45	0.52	0.61	ns
t <sub>IREMCLR</sub>	Asynchronous Clear Removal Time for the Input Data Register	0.00	0.00	0.00	ns
t <sub>IRECCLR</sub>	Asynchronous Clear Recovery Time for the Input Data Register	0.22	0.25	0.30	ns
t <sub>IREMPRE</sub>	Asynchronous Preset Removal Time for the Input Data Register	0.00	0.00	0.00	ns
t <sub>IRECPRE</sub>	Asynchronous Preset Recovery Time for the Input Data Register	0.22	0.25	0.30	ns
t <sub>IWCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Input Data Register	0.22	0.25	0.30	ns
t <sub>IWPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Input Data Register	0.22	0.25	0.30	ns
t <sub>ICKMPWH</sub>	Clock Minimum Pulse Width High for the Input Data Register	0.36	0.41	0.48	ns
t <sub>ICKMPWL</sub>	Clock Minimum Pulse Width Low for the Input Data Register	0.32	0.37	0.43	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Revision 6 2-216

#### **Output Enable Register**




Figure 2-141 • Output Enable Register Timing Diagram

#### **Timing Characteristics**

Table 2-178 • Output Enable Register Propagation Delays

Commercial Temperature Range Conditions: T<sub>J</sub> = 70°C, Worst-Case VCC = 1.425 V

Parameter	Description	-2	<b>-1</b>	Std.	Units
t <sub>OECLKQ</sub>	Clock-to-Q of the Output Enable Register	0.44	0.51	0.59	ns
t <sub>OESUD</sub>	Data Setup Time for the Output Enable Register	0.31	0.36	0.42	ns
t <sub>OEHD</sub>	Data Hold Time for the Output Enable Register	0.00	0.00	0.00	ns
t <sub>OESUE</sub>	Enable Setup Time for the Output Enable Register	0.44	0.50	0.58	ns
t <sub>OEHE</sub>	Enable Hold Time for the Output Enable Register	0.00	0.00	0.00	ns
t <sub>OECLR2Q</sub>	Asynchronous Clear-to-Q of the Output Enable Register	0.67	0.76	0.89	ns
t <sub>OEPRE2Q</sub>	Asynchronous Preset-to-Q of the Output Enable Register	0.67	0.76	0.89	ns
t <sub>OEREMCLR</sub>	Asynchronous Clear Removal Time for the Output Enable Register	0.00	0.00	0.00	ns
t <sub>OERECCLR</sub>	Asynchronous Clear Recovery Time for the Output Enable Register	0.22	0.25	0.30	ns
t <sub>OEREMPRE</sub>	Asynchronous Preset Removal Time for the Output Enable Register	0.00	0.00	0.00	ns
t <sub>OERECPRE</sub>	Asynchronous Preset Recovery Time for the Output Enable Register	0.22	0.25	0.30	ns
t <sub>OEWCLR</sub>	Asynchronous Clear Minimum Pulse Width for the Output Enable Register	0.22	0.25	0.30	ns
t <sub>OEWPRE</sub>	Asynchronous Preset Minimum Pulse Width for the Output Enable Register	0.22	0.25	0.30	ns
t <sub>OECKMPWH</sub>	Clock Minimum Pulse Width High for the Output Enable Register	0.36	0.41	0.48	ns
t <sub>OECKMPWL</sub>	Clock Minimum Pulse Width Low for the Output Enable Register	0.32	0.37	0.43	ns

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

Revision 6 2-218



## **Output DDR**




Figure 2-144 • Output DDR Timing Model

Table 2-181 • Parameter Definitions

Parameter Name	Parameter Definition	Measuring Nodes (From, To)
t <sub>DDROCLKQ</sub>	Clock-to-Out	B, E
t <sub>DDROCLR2Q</sub>	Asynchronous Clear-to-Out	C, E
t <sub>DDROREMCLR</sub>	Clear Removal	C, B
t <sub>DDRORECCLR</sub>	Clear Recovery	C, B
t <sub>DDROSUD1</sub>	Data Setup Data_F	A, B
t <sub>DDROSUD2</sub>	Data Setup Data_R	D, B
t <sub>DDROHD1</sub>	Data Hold Data_F	A, B
t <sub>DDROHD2</sub>	Data Hold Data_R	D, B

2-221 Revision 6



Table 3-8 • AFS1500 Quiescent Supply Current Characteristics (continued)

Parameter	Description	Conditions	Temp.	Min.	Тур.	Max.	Unit
IJTAG	JTAG I/O quiescent	Operational standby <sup>4</sup> ,	T <sub>J</sub> = 25°C		80	100	μA
	current	VJTAG = 3.63 V	T <sub>J</sub> = 85°C		80	100	μΑ
			T <sub>J</sub> = 100°C		80	100	μΑ
		Standby mode <sup>5</sup> or Sleep mode <sup>6</sup> , VJTAG = 0 V			0	0	μА
IPP Program current		Non-programming mode, VPUMP = 3.63 V	T <sub>J</sub> = 25°C		39	80	μA
	current		T <sub>J</sub> = 85°C		40	80	μΑ
			T <sub>J</sub> = 100°C		40	80	μA
		Standby mode <sup>5</sup> or Sleep mode <sup>6</sup> , VPUMP = 0 V			0	0	μΑ
ICCNVM Embedded NVM current	CONVIVI	T <sub>J</sub> = 25°C		50	150	μΑ	
			T <sub>J</sub> =85°C		50	150	μΑ
			T <sub>J</sub> = 100°C		50	150	μΑ
	1.5 V PLL quiescent current	Operational standby , VCCPLL = 1.575 V	T <sub>J</sub> = 25°C		130	200	μA
			T <sub>J</sub> = 85°C		130	200	μΑ
			T <sub>J</sub> = 100°C		130	200	μΑ

#### Notes:

- 1. ICC is the 1.5 V power supplies, ICC and ICC15A.
- 2. ICC33A includes ICC33A, ICC33PMP, and ICCOSC.
- 3. ICCI includes all ICCI0, ICCI1, ICCI2, and ICCI4.
- 4. Operational standby is when the Fusion device is powered up, all blocks are used, no I/O is toggling, Voltage Regulator is loaded with 200 mA, VCC33PMP is ON, XTAL is ON, and ADC is ON.
- 5. XTAL is configured as high gain, VCC = VJTAG = VPUMP = 0 V.
- 6. Sleep Mode, VCC = VJTAG = VPUMP = 0 V.

3-11 Revision 6



## Power per I/O Pin

Table 3-12 • Summary of I/O Input Buffer Power (per pin)—Default I/O Software Settings

	VCCI (V)	Static Power PDC7 (mW) <sup>1</sup>	Dynamic Power PAC9 (μW/MHz) <sup>2</sup>
Applicable to Pro I/O Banks			
Single-Ended			
3.3 V LVTTL/LVCMOS	3.3	_	17.39
3.3 V LVTTL/LVCMOS – Schmitt trigger	3.3	_	25.51
2.5 V LVCMOS	2.5	_	5.76
2.5 V LVCMOS – Schmitt trigger	2.5	_	7.16
1.8 V LVCMOS	1.8	_	2.72
1.8 V LVCMOS – Schmitt trigger	1.8	_	2.80
1.5 V LVCMOS (JESD8-11)	1.5	_	2.08
1.5 V LVCMOS (JESD8-11) – Schmitt trigger	1.5	_	2.00
3.3 V PCI	3.3	_	18.82
3.3 V PCI – Schmitt trigger	3.3	_	20.12
3.3 V PCI-X	3.3	_	18.82
3.3 V PCI-X – Schmitt trigger	3.3	_	20.12
Voltage-Referenced			•
3.3 V GTL	3.3	2.90	8.23
2.5 V GTL	2.5	2.13	4.78
3.3 V GTL+	3.3	2.81	4.14
2.5 V GTL+	2.5	2.57	3.71
HSTL (I)	1.5	0.17	2.03
HSTL (II)	1.5	0.17	2.03
SSTL2 (I)	2.5	1.38	4.48
SSTL2 (II)	2.5	1.38	4.48
SSTL3 (I)	3.3	3.21	9.26
SSTL3 (II)	3.3	3.21	9.26
Differential			-
LVDS	2.5	2.26	1.50
LVPECL	3.3	5.71	2.17

#### Notes:

Revision 6 3-18

<sup>1.</sup> PDC7 is the static power (where applicable) measured on VCCI.

<sup>2.</sup> PAC9 is the total dynamic power measured on VCC and VCCI.

Table 3-13 • Summary of I/O Output Buffer Power (per pin)—Default I/O Software Settings<sup>1</sup>

	C <sub>LOAD</sub> (pF)	VCCI (V)	Static Power PDC8 (mW) <sup>2</sup>	Dynamic Power PAC10 (μW/MHz) <sup>3</sup>
Applicable to Pro I/O Banks	•		•	•
Single-Ended				
3.3 V LVTTL/LVCMOS	35	3.3	_	474.70
2.5 V LVCMOS	35	2.5	_	270.73
1.8 V LVCMOS	35	1.8	-	151.78
1.5 V LVCMOS (JESD8-11)	35	1.5	-	104.55
3.3 V PCI	10	3.3	_	204.61
3.3 V PCI-X	10	3.3	-	204.61
Voltage-Referenced	•		•	•
3.3 V GTL	10	3.3	_	24.08
2.5 V GTL	10	2.5	-	13.52
3.3 V GTL+	10	3.3	-	24.10
2.5 V GTL+	10	2.5	_	13.54
HSTL (I)	20	1.5	7.08	26.22
HSTL (II)	20	1.5	13.88	27.22
SSTL2 (I)	30	2.5	16.69	105.56
SSTL2 (II)	30	2.5	25.91	116.60
SSTL3 (I)	30	3.3	26.02	114.87
SSTL3 (II)	30	3.3	42.21	131.76
Differential				
LVDS	_	2.5	7.70	89.62
LVPECL	_	3.3	19.42	168.02
Applicable to Advanced I/O Bar	nks		•	•
Single-Ended				
3.3 V LVTTL / 3.3 V LVCMOS	35	3.3	_	468.67
2.5 V LVCMOS	35	2.5	-	267.48
1.8 V LVCMOS	35	1.8	-	149.46
1.5 V LVCMOS (JESD8-11)	35	1.5	_	103.12
3.3 V PCI	10	3.3	-	201.02
3.3 V PCI-X	10	3.3	_	201.02

### Notes:

- 1. Dynamic power consumption is given for standard load and software-default drive strength and output slew.
- 2. PDC8 is the static power (where applicable) measured on VCCI.
- 3. PAC10 is the total dynamic power measured on VCC and VCCI.

Revision 6 3-20



## RC Oscillator Dynamic Contribution—P<sub>RC-OSC</sub>

#### **Operating Mode**

 $P_{RC-OSC} = PAC19$ 

#### Standby Mode and Sleep Mode

 $P_{RC-OSC} = 0 W$ 

#### Analog System Dynamic Contribution—PAB

#### **Operating Mode**

 $P_{AB} = PAC20$ 

#### Standby Mode and Sleep Mode

 $P_{AB} = 0 W$ 

#### Guidelines

#### **Toggle Rate Definition**

A toggle rate defines the frequency of a net or logic element relative to a clock. It is a percentage. If the toggle rate of a net is 100%, this means that the net switches at half the clock frequency. Below are some examples:

- The average toggle rate of a shift register is 100%, as all flip-flop outputs toggle at half of the clock frequency.
- The average toggle rate of an 8-bit counter is 25%:
  - Bit 0 (LSB) = 100%
  - Bit 1 = 50%
  - Bit 2 = 25%
  - ..
  - Bit 7 (MSB) = 0.78125%
  - Average toggle rate = (100% + 50% + 25% + 12.5% + . . . 0.78125%) / 8.

#### **Enable Rate Definition**

Output enable rate is the average percentage of time during which tristate outputs are enabled. When non-tristate output buffers are used, the enable rate should be 100%.

Table 3-16 • Toggle Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
$\alpha_1$	Toggle rate of VersaTile outputs	10%
$\alpha_2$	I/O buffer toggle rate	10%

Table 3-17 • Enable Rate Guidelines Recommended for Power Calculation

Component	Definition	Guideline
$\beta_1$	I/O output buffer enable rate	100%
$\beta_2$	RAM enable rate for read operations	12.5%
$\beta_3$	RAM enable rate for write operations	12.5%
$\beta_4$	NVM enable rate for read operations	0%

3-27 Revision 6



FG676		
Pin Number	AFS1500 Function	
A1	NC	
A2	GND	
A3	NC	
A4	NC	
A5	GND	
A6	NC	
A7	NC	
A8	GND	
A9	IO17NDB0V2	
A10	IO17PDB0V2	
A11	GND	
A12	IO18NDB0V2	
A13	IO18PDB0V2	
A14	IO20NDB0V2	
A15	IO20PDB0V2	
A16	GND	
A17	IO21PDB0V2	
A18	IO21NDB0V2	
A19	GND	
A20	IO39NDB1V2	
A21	IO39PDB1V2	
A22	GND	
A23	NC	
A24	NC	
A25	GND	
A26	NC	
AA1	NC	
AA2	VCCIB4	
AA3	IO93PDB4V0	
AA4	GND	
AA5	IO93NDB4V0	
AA6	GEB2/IO86PDB4V0	
AA7	IO86NDB4V0	
AA8	AV0	
AA9	GNDA	
AA10	AV1	

FG676			
Pin Number	AFS1500 Function		
AA11	AV2		
AA12	GNDA		
AA13	AV3		
AA14	AV6		
AA15	GNDA		
AA16	AV7		
AA17	AV8		
AA18	GNDA		
AA19	AV9		
AA20	VCCIB2		
AA21	IO68PPB2V0		
AA22	TCK		
AA23	GND		
AA24	IO76PPB2V0		
AA25	VCCIB2		
AA26	NC		
AB1	GND		
AB2	NC		
AB3	GEC2/IO87PDB4V0		
AB4	IO87NDB4V0		
AB5	GEA2/IO85PDB4V0		
AB6	IO85NDB4V0		
AB7	NCAP		
AB8	AC0		
AB9	VCC33A		
AB10	AC1		
AB11	AC2		
AB12	VCC33A		
AB13	AC3		
AB14	AC6		
AB15	VCC33A		
AB16	AC7		
AB17	AC8		
AB18	VCC33A		
AB19	AC9		
AB20	ADCGNDREF		

FG676           Pin Number         AFS1500 Function           AB21         PTBASE           AB22         GNDNVM
AB21 PTBASE
AB22 GINDINVIVI
AB23 VCCNVM
AB24 VPUMP
AB26 GND
AC1 NC
AC2 NC
AC3 NC
AC4 GND
AC5 VCCIB4
AC6 VCCIB4
AC7 PCAP
AC8 AG0
AC9 GNDA
AC10 AG1
AC11 AG2
AC12 GNDA
AC13 AG3
AC14 AG6
AC15 GNDA
AC16 AG7
AC17 AG8
AC18 GNDA
AC19 AG9
AC20 VAREF
AC21 VCCIB2
AC22 PTEM
AC23 GND
AC24 NC
AC25 NC
AC26 NC
AD1 NC
AD2 NC
AD3 GND
AD4 NC

4-28 Revision 6



FG676			
Pin Number	AFS1500 Function		
R21	IO72NDB2V0		
R22	IO72PDB2V0		
R23	GND		
R24	IO71PDB2V0		
R25	VCCIB2		
R26	IO67NDB2V0		
T1	GND		
T2	NC		
Т3	GFA1/IO105PDB4V0		
T4	GFA0/IO105NDB4V0		
T5	IO101NDB4V0		
T6	IO96PDB4V0		
T7	IO96NDB4V0		
T8	IO99NDB4V0		
Т9	IO97NDB4V0		
T10	VCCIB4		
T11	VCC		
T12	GND		
T13	VCC		
T14	GND		
T15	VCC		
T16	GND		
T17	VCCIB2		
T18	IO83NDB2V0		
T19	IO78NDB2V0		
T20	GDA1/IO81PDB2V0		
T21	GDB1/IO80PDB2V0		
T22	IO73NDB2V0		
T23	IO73PDB2V0		
T24	IO71NDB2V0		
T25	NC		
T26	GND		
U1	NC		
U2	NC		
U3	IO102PDB4V0		
U4	IO102NDB4V0		

FG676			
Pin Number	AFS1500 Function		
U5	VCCIB4		
U6	IO91PDB4V0		
U7	IO91NDB4V0		
U8	IO92PDB4V0		
U9	GND		
U10	GND		
U11	VCC33A		
U12	GNDA		
U13	VCC33A		
U14	GNDA		
U15	VCC33A		
U16	GNDA		
U17	VCC		
U18	GND		
U19	IO74NDB2V0		
U20	GDA0/IO81NDB2V0		
U21	GDB0/IO80NDB2V0		
U22	VCCIB2		
U23	IO75NDB2V0		
U24	IO75PDB2V0		
U25	NC		
U26	NC		
V1	NC		
V2	VCCIB4		
V3	IO100PPB4V0		
V4	GND		
V5	IO95PDB4V0		
V6	IO95NDB4V0		
V7	VCCIB4		
V8	IO92NDB4V0		
V9	GNDNVM		
V10	GNDA		
V11	NC		
V12	AV4		
V13	NC		
V14	AV5		

FG676			
Pin Number	AFS1500 Function		
V15	AC5		
V16	NC		
V17	GNDA		
V18	IO77PPB2V0		
V19	IO74PDB2V0		
V20	VCCIB2		
V21	IO82NDB2V0		
V22	GDA2/IO82PDB2V0		
V23	GND		
V24	GDC1/IO79PDB2V0		
V25	VCCIB2		
V26	NC		
W1	GND		
W2	IO94PPB4V0		
W3	IO98PDB4V0		
W4	IO98NDB4V0		
W5	GEC1/IO90PDB4V0		
W6	GEC0/IO90NDB4V0		
W7	GND		
W8	VCCNVM		
W9	VCCIB4		
W10	VCC15A		
W11	GNDA		
W12	AC4		
W13	VCC33A		
W14	GNDA		
W15	AG5		
W16	GNDA		
W17	PUB		
W18	VCCIB2		
W19	TDI		
W20	GND		
W21	IO84NDB2V0		
W22	GDC2/IO84PDB2V0		
W23	IO77NPB2V0		
W24	GDC0/IO79NDB2V0		

Revision 6 4-33



Revision	Changes	Page
Advance v1.0 (January 2008)	All Timing Characteristics tables were updated. For the Differential I/O Standards, the Standard I/O support tables are new.	N/A
	Table 2-3 • Array Coordinates was updated to change the max x and y values	2-9
	Table 2-12 • Fusion CCC/PLL Specification was updated.	2-31
	A note was added to Table 2-16 · RTC ACM Memory Map.	2-37
	A reference to the Peripheral's User's Guide was added to the "Voltage Regulator Power Supply Monitor (VRPSM)" section.	2-42
	In Table 2-25 • Flash Memory Block Timing, the commercial conditions were updated.	2-55
	In Table 2-26 • FlashROM Access Time, the commercial conditions were missing and have been added below the title of the table.	2-58
	In Table 2-36 • Analog Block Pin Description, the function description was updated for the ADCRESET.	2-82
	In the "Voltage Monitor" section, the following sentence originally had $\pm$ 10% and it was changed to +10%.	2-86
	The Analog Quad inputs are tolerant up to 12 V + 10%.	
	In addition, this statement was deleted from the datasheet:	
	Each I/O will draw power when connected to power (3 mA at 3 V).	
	The "Terminology" section is new.	2-88
	The "Current Monitor" section was significantly updated. Figure 2-72 • Timing Diagram for Current Monitor Strobe to Figure 2-74 • Negative Current Monitor and Table 2-37 • Recommended Resistor for Different Current Range Measurement are new.	2-90
	The "ADC Description" section was updated to add the "Terminology" section.	2-93
	In the "Gate Driver" section, 25 mA was changed to 20 mA and 1.5 MHz was changed to 1.3 MHz. In addition, the following sentence was deleted:  The maximum AG pad switching frequency is 1.25 MHz.	2-94
	The "Temperature Monitor" section was updated to rewrite most of the text and add Figure 2-78, Figure 2-79, and Table 2-38 • Temperature Data Format.	2-96
	In Table 2-38 • Temperature Data Format, the temperature K column was changed for 85°C from 538 to 358.	2-98
	In Table 2-45 • ADC Interface Timing, "Typical-Case" was changed to "Worst-Case."	2-110
	The "ADC Interface Timing" section is new.	2-110
	Table 2-46 • Analog Channel Specifications was updated.	2-118
	The "V <sub>CC15A</sub> Analog Power Supply (1.5 V)" section was updated.	2-224
	The "V <sub>CCPLA/B</sub> PLL Supply Voltage" section is new.	2-225
	In "V <sub>CCNVM</sub> Flash Memory Block Power Supply (1.5 V)" section, supply was changed to supply input.	2-224
	The "V <sub>CCPLA/B</sub> PLL Supply Voltage" pin description was updated to include the following statement:	2-225
	Actel recommends tying VCCPLX to VCC and using proper filtering circuits to decouple $V_{CC}$ noise from PLL.	
	The "V <sub>COMPLA/B</sub> Ground for West and East PLL" section was updated.	2-225

5-9 Revision 6

Revision	Changes	Page
Advance v1.0 (continued)	This change table states that in the "208-Pin PQFP" table listed under the Advance v0.8 changes, the AFS090 device had a pin change. That is incorrect. Pin 102 was updated for AFS250 and AFS600. The function name changed from $V_{CC33ACAP}$ to $V_{CC33A}$ .	
Advance v0.9 (October 2007)	In the "Package I/Os: Single-/Double-Ended (Analog)" table, the AFS1500/M7AFS1500 I/O counts were updated for the following devices: FG484: 223/109 FG676: 252/126	II
	In the "108-Pin QFN" table, the function changed from $V_{CC33ACAP}$ to $V_{CC33A}$ for the following pin: B25	3-2
	In the "180-Pin QFN" table, the function changed from V <sub>CC33ACAP</sub> to V <sub>CC33A</sub> for the following pins: AFS090: B29 AFS250: B29	3-4
	In the "208-Pin PQFP" table, the function changed from $V_{CC33ACAP}$ to $V_{CC33A}$ for the following pins: AFS090: 102 AFS250: 102	3-8
	In the "256-Pin FBGA" table, the function changed from $V_{CC33ACAP}$ to $V_{CC33A}$ for the following pins: AFS090: T14 AFS250: T14 AFS600: T14 AFS1500: T14	3-12
Advance v0.9 (continued)	In the "484-Pin FBGA" table, the function changed from $V_{CC33ACAP}$ to $V_{CC33A}$ for the following pins: AFS600: AB18 AFS1500: AB18	3-20
	In the "676-Pin FBGA" table, the function changed from $V_{CC33ACAP}$ to $V_{CC33A}$ for the following pins: AFS1500: AD20	3-28
Advance v0.8 (June 2007)	Figure 2-16 • Fusion Clocking Options and the "RC Oscillator" section were updated to change GND_OSC and VCC_OSC to GNDOSC and VCCOSC.	2-20, 2-21
	Figure 2-19 • Fusion CCC Options: Global Buffers with the PLL Macro was updated to change the positions of OADIVRST and OADIVHALF, and a note was added.	2-25
	The "Crystal Oscillator" section was updated to include information about controlling and enabling/disabling the crystal oscillator.	2-22
	Table 2-11 · Electrical Characteristics of the Crystal Oscillator was updated to change the typical value of I <sub>DYNXTAL</sub> for 0.032–0.2 MHz to 0.19.	2-24
	The "1.5 V Voltage Regulator" section was updated to add "or floating" in the paragraph stating that an external pull-down is required on TRST to power down the VR.	
	The "1.5 V Voltage Regulator" section was updated to include information on powering down with the VR.	2-41

5-11 Revision 6