

Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Obsolete   |
|--------------------------------|--|
| Number of LABs/CLBs            | -  |
| Number of Logic Elements/Cells | -  |
| Total RAM Bits                 | 36864  |
| Number of I/O                  | 93   |
| Number of Gates                | 250000   |
| Voltage - Supply               | 1.425V ~ 1.575V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 208-BFQFP  |
| Supplier Device Package        | 208-PQFP (28x28)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/microsemi/m1afs250-2pq208 |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Fusion Device Family Overview

The FlashPoint tool in the Fusion development software solutions, Libero SoC and Designer, has extensive support for flash memory blocks and FlashROM. One such feature is auto-generation of sequential programming files for applications requiring a unique serial number in each part. Another feature allows the inclusion of static data for system version control. Data for the FlashROM can be generated quickly and easily using the Libero SoC and Designer software tools. Comprehensive programming file support is also included to allow for easy programming of large numbers of parts with differing FlashROM contents.

### SRAM and FIFO

Fusion devices have embedded SRAM blocks along the north and south sides of the device. Each variable-aspect-ratio SRAM block is 4,608 bits in size. Available memory configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1 bits. The individual blocks have independent read and write ports that can be configured with different bit widths on each port. For example, data can be written through a 4-bit port and read as a single bitstream. The SRAM blocks can be initialized from the flash memory blocks or via the device JTAG port (ROM emulation mode), using the UJTAG macro.

In addition, every SRAM block has an embedded FIFO control unit. The control unit allows the SRAM block to be configured as a synchronous FIFO without using additional core VersaTiles. The FIFO width and depth are programmable. The FIFO also features programmable Almost Empty (AEMPTY) and Almost Full (AFULL) flags in addition to the normal EMPTY and FULL flags. The embedded FIFO control unit contains the counters necessary for the generation of the read and write address pointers. The SRAM/FIFO blocks can be cascaded to create larger configurations.

# **Clock Resources**

# PLLs and Clock Conditioning Circuits (CCCs)

Fusion devices provide designers with very flexible clock conditioning capabilities. Each member of the Fusion family contains six CCCs. In the two larger family members, two of these CCCs also include a PLL; the smaller devices support one PLL.

The inputs of the CCC blocks are accessible from the FPGA core or from one of several inputs with dedicated CCC block connections.

The CCC block has the following key features:

- Wide input frequency range (f<sub>IN CCC</sub>) = 1.5 MHz to 350 MHz
- Output frequency range ( $f_{OUT CCC}$ ) = 0.75 MHz to 350 MHz
- Clock phase adjustment via programmable and fixed delays from -6.275 ns to +8.75 ns
- Clock skew minimization (PLL)
- Clock frequency synthesis (PLL)
- · On-chip analog clocking resources usable as inputs:
  - 100 MHz on-chip RC oscillator
  - Crystal oscillator

Additional CCC specifications:

- Internal phase shift = 0°, 90°, 180°, and 270°
- Output duty cycle =  $50\% \pm 1.5\%$
- Low output jitter. Samples of peak-to-peak period jitter when a single global network is used:
  - 70 ps at 350 MHz
  - 90 ps at 100 MHz
  - 180 ps at 24 MHz
  - Worst case < 2.5% × clock period
- Maximum acquisition time = 150 µs
- Low power consumption of 5 mW



## VersaTile Characteristics

#### Sample VersaTile Specifications—Combinatorial Module

The Fusion library offers all combinations of LUT-3 combinatorial functions. In this section, timing characteristics are presented for a sample of the library (Figure 2-3). For more details, refer to the *IGLOO, ProASIC3, SmartFusion, and Fusion Macro Library Guide*.



Figure 2-3 • Sample of Combinatorial Cells





Figure 2-9 • Efficient Long-Line Resources



# **Global Resource Characteristics**

### AFS600 VersaNet Topology

Clock delays are device-specific. Figure 2-15 is an example of a global tree used for clock routing. The global tree presented in Figure 2-15 is driven by a CCC located on the west side of the AFS600 device. It is used to drive all D-flip-flops in the device.



Figure 2-15 • Example of Global Tree Use in an AFS600 Device for Clock Routing



# **SRAM** and **FIFO**

All Fusion devices have SRAM blocks along the north side of the device. Additionally, AFS600 and AFS1500 devices have an SRAM block on the south side of the device. To meet the needs of high-performance designs, the memory blocks operate strictly in synchronous mode for both read and write operations. The read and write clocks are completely independent, and each may operate at any desired frequency less than or equal to 350 MHz. The following configurations are available:

- 4k×1, 2k×2, 1k×4, 512×9 (dual-port RAM—two read, two write or one read, one write)
- 512×9, 256×18 (two-port RAM—one read and one write)
- Sync write, sync pipelined/nonpipelined read

The Fusion SRAM memory block includes dedicated FIFO control logic to generate internal addresses and external flag logic (FULL, EMPTY, AFULL, AEMPTY).

During RAM operation, addresses are sourced by the user logic, and the FIFO controller is ignored. In FIFO mode, the internal addresses are generated by the FIFO controller and routed to the RAM array by internal MUXes. Refer to Figure 2-47 for more information about the implementation of the embedded FIFO controller.

The Fusion architecture enables the read and write sizes of RAMs to be organized independently, allowing for bus conversion. This is done with the WW (write width) and RW (read width) pins. The different D×W configurations are  $256 \times 18$ ,  $512 \times 9$ ,  $1k \times 4$ ,  $2k \times 2$ , and  $4k \times 1$ . For example, the write size can be set to  $256 \times 18$  and the read size to  $512 \times 9$ .

Both the write and read widths for the RAM blocks can be specified independently with the WW (write width) and RW (read width) pins. The different D×W configurations are 256×18, 512×9, 1k×4, 2k×2, and 4k×1.

Refer to the allowable RW and WW values supported for each of the RAM macro types in Table 2-27 on page 2-58.

When a width of one, two, or four is selected, the ninth bit is unused. For example, when writing 9-bit values and reading 4-bit values, only the first four bits and the second four bits of each 9-bit value are addressable for read operations. The ninth bit is not accessible.

# Analog-to-Digital Converter Block

At the heart of the Fusion analog system is a programmable Successive Approximation Register (SAR) ADC. The ADC can support 8-, 10-, or 12-bit modes of operation. In 12-bit mode, the ADC can resolve 500 ksps. All results are MSB-justified in the ADC. The input to the ADC is a large 32:1 analog input multiplexer. A simplified block diagram of the Analog Quads, analog input multiplexer, and ADC is shown in Figure 2-79. The ADC offers multiple self-calibrating modes to ensure consistent high performance both at power-up and during runtime.



Figure 2-79 • ADC Block Diagram

#### INL – Integral Non-Linearity

INL is the deviation of an actual transfer function from a straight line. After nullifying offset and gain errors, the straight line is either a best-fit straight line or a line drawn between the end points of the transfer function (Figure 2-85).



Figure 2-85 • Integral Non-Linearity (INL)

#### LSB – Least Significant Bit

In a binary number, the LSB is the least weighted bit in the group. Typically, the LSB is the furthest right bit. For an ADC, the weight of an LSB equals the full-scale voltage range of the converter divided by  $2^N$ , where N is the converter's resolution.

EQ 13 shows the calculation for a 10-bit ADC with a unipolar full-scale voltage of 2.56 V:

EQ 13

#### **No Missing Codes**

An ADC has no missing codes if it produces all possible digital codes in response to a ramp signal applied to the analog input.



Device Architecture

# Table 2-52 • Calibrated Analog Channel Accuracy 1,2,3Worst-Case Industrial Conditions, TJ = 85°C

|               |                     | Condition                      | Total              | Channel Error | (LSB)         |  |  |
|---------------|---------------------|--------------------------------|--------------------|---------------|---------------|--|--|
| Analog<br>Pad | Prescaler Range (V) | Input Voltage <sup>4</sup> (V) | Negative Max.      | Median        | Positive Max. |  |  |
| P             | ositive Range       |                                | ADC in 10-Bit Mode |               |               |  |  |
| AV, AC        | 16                  | 0.300 to 12.0                  | -6                 | 1             | 6             |  |  |
|               | 8                   | 0.250 to 8.00                  | -6                 | 0             | 6             |  |  |
|               | 4                   | 0.200 to 4.00                  | -7                 | -1            | 7             |  |  |
|               | 2                   | 0.150 to 2.00                  | -7                 | 0             | 7             |  |  |
|               | 1                   | 0.050 to 1.00                  | -6                 | -1            | 6             |  |  |
| AT            | 16                  | 0.300 to 16.0                  | -5                 | 0             | 5             |  |  |
|               | 4                   | 0.100 to 4.00                  | -7                 | -1            | 7             |  |  |
| Ne            | egative Range       |                                | ADC in 10-Bit Mode |               |               |  |  |
| AV, AC        | 16                  | -0.400 to -10.5                | -7                 | 1             | 9             |  |  |
|               | 8                   | -0.350 to -8.00                | -7                 | -1            | 7             |  |  |
|               | 4                   | -0.300 to -4.00                | -7                 | -2            | 9             |  |  |
|               | 2                   | -0.250 to -2.00                | -7                 | -2            | 7             |  |  |
|               | 1                   | -0.050 to -1.00                | -16                | -1            | 20            |  |  |

Notes:

1. Channel Accuracy includes prescaler and ADC accuracies. For 12-bit mode, multiply the LSB count by 4. For 8-bit mode, divide the LSB count by 4. Overall accuracy remains the same.

2. Requires enabling Analog Calibration using SmartGen Analog System Builder. For further details, refer to the "Temperature, Voltage, and Current Calibration in Fusion FPGAs" chapter of the Fusion FPGA Fabric User Guide.

3. Calibrated with two-point calibration methodology, using 20% and 80% full-scale points.

4. The lower limit of the input voltage is determined by the prescaler input offset.



Device Architecture

# Analog Quad ACM Description

Table 2-56 maps out the ACM space associated with configuration of the Analog Quads within the Analog Block. Table 2-56 shows the byte assignment within each quad and the function of each bit within each byte. Subsequent tables will explain each bit setting and how it corresponds to a particular configuration. After 3.3 V and 1.5 V are applied to Fusion, Analog Quad configuration registers are loaded with default settings until the initialization and configuration state machine changes them to user-defined settings.

| Table  | 2-56 • | Analog | Quad   | Bvte / | Assianme  | nt |
|--------|--------|--------|--------|--------|-----------|----|
| 1 4010 | 200    | Analog | auuu . |        | Rooiginno |    |

| Byte   | Bit | Signal (Bx) | Function                            | Default Setting       |  |
|--------|-----|-------------|-------------------------------------|-----------------------|--|
| Byte 0 | 0   | B0[0]       | Scaling factor control – prescaler  | Highest voltage range |  |
| (AV)   | 1   | B0[1]       |                                     |                       |  |
|        | 2   | B0[2]       | -                                   |                       |  |
|        | 3   | B0[3]       | Analog MUX select                   | Prescaler             |  |
|        | 4   | B0[4]       | Current monitor switch              | Off                   |  |
|        | 5   | B0[5]       | Direct analog input switch          | Off                   |  |
|        | 6   | B0[6]       | Selects V-pad polarity              | Positive              |  |
|        | 7   | B0[7]       | Prescaler op amp mode               | Power-down            |  |
| Byte 1 | 0   | B1[0]       | Scaling factor control – prescaler  | Highest voltage range |  |
| (AC)   | 1   | B1[1]       |                                     |                       |  |
|        | 2   | B1[2]       |                                     |                       |  |
|        | 3   | B1[3]       | Analog MUX select                   | Prescaler             |  |
|        | 4   | B1[4]       |                                     |                       |  |
|        | 5   | B1[5]       | Direct analog input switch          | Off                   |  |
|        | 6   | B1[6]       | Selects C-pad polarity              | Positive              |  |
|        | 7   | B1[7]       | Prescaler op amp mode               | Power-down            |  |
| Byte 2 | 0   | B2[0]       | Internal chip temperature monitor * | Off                   |  |
| (AG)   | 1   | B2[1]       | Spare                               | -                     |  |
|        | 2   | B2[2]       | Current drive control               | Lowest current        |  |
|        | 3   | B2[3]       |                                     |                       |  |
|        | 4   | B2[4]       | Spare                               | -                     |  |
|        | 5   | B2[5]       | Spare                               | -                     |  |
|        | 6   | B2[6]       | Selects G-pad polarity              | Positive              |  |
|        | 7   | B2[7]       | Selects low/high drive              | Low drive             |  |
| Byte 3 | 0   | B3[0]       | Scaling factor control – prescaler  | Highest voltage range |  |
| (AT)   | 1   | B3[1]       | -                                   |                       |  |
|        | 2   | B3[2]       | -                                   |                       |  |
|        | 3   | B3[3]       | Analog MUX select                   | Prescaler             |  |
|        | 4   | B3[4]       |                                     |                       |  |
|        | 5   | B3[5]       | Direct analog input switch          | Off                   |  |
|        | 6   | B3[6]       | _                                   | -                     |  |
|        | 7   | B3[7]       | Prescaler op amp mode               | Power-down            |  |

Note: \*For the internal temperature monitor to function, Bit 0 of Byte 2 for all 10 Quads must be set.

#### Table 2-68 • I/O Bank Support by Device

| I/O Bank     | AFS090 | AFS250 | AFS600 | AFS1500 |
|--------------|--------|--------|--------|---------|
| Standard I/O | Ν      | Ν      | _      | -       |
| Advanced I/O | E, W   | E, W   | E, W   | E, W    |
| Pro I/O      | -      | _      | Ν      | Ν       |
| Analog Quad  | S      | S      | S      | S       |

*Note: E* = *East side of the device* 

W = West side of the device

N = North side of the device

S = South side of the device

#### Table 2-69 • Fusion VCCI Voltages and Compatible Standards

| VCCI (typical) | Compatible Standards  |
|----------------|---|
| 3.3 V          | LVTTL/LVCMOS 3.3, PCI 3.3, SSTL3 (Class I and II),* GTL+ 3.3, GTL 3.3,* LVPECL                |
| 2.5 V          | LVCMOS 2.5, LVCMOS 2.5/5.0, SSTL2 (Class I and II),* GTL+ 2.5,* GTL 2.5,* LVDS, BLVDS, M-LVDS |
| 1.8 V          | LVCMOS 1.8  |
| 1.5 V          | LVCMOS 1.5, HSTL (Class I),* HSTL (Class II)*   |

*Note:* \*I/O standard supported by Pro I/O banks.

#### Table 2-70 • Fusion VREF Voltages and Compatible Standards\*

| VREF (typical) | Compatible Standards            |
|----------------|---------------------------------|
| 1.5 V          | SSTL3 (Class I and II)          |
| 1.25 V         | SSTL2 (Class I and II)          |
| 1.0 V          | GTL+ 2.5, GTL+ 3.3              |
| 0.8 V          | GTL 2.5, GTL 3.3                |
| 0.75 V         | HSTL (Class I), HSTL (Class II) |

*Note:* \*I/O standards supported by Pro I/O banks.

# **Microsemi**.

Device Architecture

#### Table 2-130 • 1.5 V LVCMOS Low Slew

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Advanced I/Os

| Drive    | Speed |                   |                 |                  |                 |                   |                 |                 |                 |                 |                  |                  |       |
|----------|-------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Strength | Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>ZH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>ZLS</sub> | t <sub>zHS</sub> | Units |
| 2 mA     | Std.  | 0.66              | 12.78           | 0.04             | 1.31            | 0.43              | 12.81           | 12.78           | 3.40            | 2.64            | 15.05            | 15.02            | ns    |
|          | -1    | 0.56              | 10.87           | 0.04             | 1.11            | 0.36              | 10.90           | 10.87           | 2.89            | 2.25            | 12.80            | 12.78            | ns    |
|          | -2    | 0.49              | 9.55            | 0.03             | 0.98            | 0.32              | 9.57            | 9.55            | 2.54            | 1.97            | 11.24            | 11.22            | ns    |
| 4 mA     | Std.  | 0.66              | 10.01           | 0.04             | 1.31            | 0.43              | 10.19           | 9.55            | 3.75            | 3.27            | 12.43            | 11.78            | ns    |
|          | -1    | 0.56              | 8.51            | 0.04             | 1.11            | 0.36              | 8.67            | 8.12            | 3.19            | 2.78            | 10.57            | 10.02            | ns    |
|          | -2    | 0.49              | 7.47            | 0.03             | 0.98            | 0.32              | 7.61            | 7.13            | 2.80            | 2.44            | 9.28             | 8.80             | ns    |
| 8 mA     | Std.  | 0.66              | 9.33            | 0.04             | 1.31            | 0.43              | 9.51            | 8.89            | 3.83            | 3.43            | 11.74            | 11.13            | ns    |
|          | -1    | 0.56              | 7.94            | 0.04             | 1.11            | 0.36              | 8.09            | 7.56            | 3.26            | 2.92            | 9.99             | 9.47             | ns    |
|          | -2    | 0.49              | 6.97            | 0.03             | 0.98            | 0.32              | 7.10            | 6.64            | 2.86            | 2.56            | 8.77             | 8.31             | ns    |
| 12 mA    | Std.  | 0.66              | 8.91            | 0.04             | 1.31            | 0.43              | 9.07            | 8.89            | 3.95            | 4.05            | 11.31            | 11.13            | ns    |
|          | -1    | 0.56              | 7.58            | 0.04             | 1.11            | 0.36              | 7.72            | 7.57            | 3.36            | 3.44            | 9.62             | 9.47             | ns    |
|          | -2    | 0.49              | 6.65            | 0.03             | 0.98            | 0.32              | 6.78            | 6.64            | 2.95            | 3.02            | 8.45             | 8.31             | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

#### Table 2-131 • 1.5 V LVCMOS High Slew

Commercial Temperature Range Conditions:  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.4 V Applicable to Advanced I/Os

| Drive<br>Strength | Speed<br>Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>zH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>zLS</sub> | t <sub>zHS</sub> | Units |
|-------------------|----------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| 2 mA              | Std.           | 0.66              | 8.36            | 0.04             | 1.44            | 0.43              | 6.82            | 8.36            | 3.39            | 2.77            | 9.06             | 10.60            | ns    |
|                   | -1             | 0.56              | 7.11            | 0.04             | 1.22            | 0.36              | 5.80            | 7.11            | 2.88            | 2.35            | 7.71             | 9.02             | ns    |
|                   | -2             | 0.49              | 6.24            | 0.03             | 1.07            | 0.32              | 5.10            | 6.24            | 2.53            | 2.06            | 6.76             | 7.91             | ns    |
| 4 mA              | Std.           | 0.66              | 5.31            | 0.04             | 1.44            | 0.43              | 4.85            | 5.31            | 3.74            | 3.40            | 7.09             | 7.55             | ns    |
|                   | -1             | 0.56              | 4.52            | 0.04             | 1.22            | 0.36              | 4.13            | 4.52            | 3.18            | 2.89            | 6.03             | 6.42             | ns    |
|                   | -2             | 0.49              | 3.97            | 0.03             | 1.07            | 0.32              | 3.62            | 3.97            | 2.79            | 2.54            | 5.29             | 5.64             | ns    |
| 8 mA              | Std.           | 0.66              | 4.67            | 0.04             | 1.44            | 0.43              | 4.55            | 4.67            | 3.82            | 3.56            | 6.78             | 6.90             | ns    |
|                   | -1             | 0.56              | 3.97            | 0.04             | 1.22            | 0.36              | 3.87            | 3.97            | 3.25            | 3.03            | 5.77             | 5.87             | ns    |
|                   | -2             | 0.49              | 3.49            | 0.03             | 1.07            | 0.32              | 3.40            | 3.49            | 2.85            | 2.66            | 5.07             | 5.16             | ns    |
| 12 mA             | Std.           | 0.66              | 4.08            | 0.04             | 1.44            | 0.43              | 4.15            | 3.58            | 3.94            | 4.20            | 6.39             | 5.81             | ns    |
|                   | -1             | 0.56              | 3.47            | 0.04             | 1.22            | 0.36              | 3.53            | 3.04            | 3.36            | 3.58            | 5.44             | 4.95             | ns    |
|                   | -2             | 0.49              | 3.05            | 0.03             | 1.07            | 0.32              | 3.10            | 2.67            | 2.95            | 3.14            | 4.77             | 4.34             | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.

#### 2.5 V GTL

Gunning Transceiver Logic is a high-speed bus standard (JESD8-3). It provides a differential amplifier input buffer and an open-drain output buffer. The VCCI pin should be connected to 2.5 V.

Table 2-141 • Minimum and Maximum DC Input and Output Levels

| 2.5 GTL            | VIL       |             | VIH         |           | VOL       | VOH       | IOL | IOH | IOSL                    | IOSH                    | IIL <sup>1</sup> | IIH <sup>2</sup> |
|--------------------|-----------|-------------|-------------|-----------|-----------|-----------|-----|-----|-------------------------|-------------------------|------------------|------------------|
| Drive<br>Strength  | Min.<br>V | Max.<br>V   | Min.<br>V   | Max.<br>V | Max.<br>V | Min.<br>V | mA  | mA  | Max.<br>mA <sup>3</sup> | Max.<br>mA <sup>3</sup> | μA <sup>4</sup>  | μA <sup>4</sup>  |
| 20 mA <sup>3</sup> | -0.3      | VREF – 0.05 | VREF + 0.05 | 3.6       | 0.4       | -         | 20  | 20  | 124                     | 169                     | 10               | 10               |

Notes:

1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.

2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is larger when operating outside recommended ranges.

3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.

4. Currents are measured at 85°C junction temperature.



#### Figure 2-125 • AC Loading

#### Table 2-142 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ.) (V) | VTT (typ.) (V) | C <sub>LOAD</sub> (pF) |
|---------------|----------------|----------------------|-----------------|----------------|------------------------|
| VREF – 0.05   | VREF + 0.05    | 0.8                  | 0.8             | 1.2            | 10                     |

Note: \*Measuring point = Vtrip. See Table 2-90 on page 2-166 for a complete table of trip points.

#### Timing Characteristics

Table 2-143 • 2.5 V GTL

```
Commercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V, VREF = 0.8 V
```

| Speed<br>Grade | t <sub>DOUT</sub> | t <sub>DP</sub> | t <sub>DIN</sub> | t <sub>PY</sub> | t <sub>EOUT</sub> | t <sub>ZL</sub> | t <sub>zH</sub> | t <sub>LZ</sub> | t <sub>HZ</sub> | t <sub>zLS</sub> | t <sub>zHS</sub> | Units |
|----------------|-------------------|-----------------|------------------|-----------------|-------------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|-------|
| Std.           | 0.66              | 2.13            | 0.04             | 2.46            | 0.43              | 2.16            | 2.13            |                 |                 | 4.40             | 4.36             | ns    |
| -1             | 0.56              | 1.81            | 0.04             | 2.09            | 0.36              | 1.84            | 1.81            |                 |                 | 3.74             | 3.71             | ns    |
| -2             | 0.49              | 1.59            | 0.03             | 1.83            | 0.32              | 1.61            | 1.59            |                 |                 | 3.28             | 3.26             | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.



Device Architecture

### **Output Register**





#### **Timing Characteristics**

Table 2-177 • Output Data Register Propagation DelaysCommercial Temperature Range Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V

| Parameter            | Description  | -2   | -1   | Std. | Units |
|----------------------|--|------|------|------|-------|
| t <sub>OCLKQ</sub>   | Clock-to-Q of the Output Data Register                               | 0.59 | 0.67 | 0.79 | ns    |
| tosud                | Data Setup Time for the Output Data Register                         | 0.31 | 0.36 | 0.42 | ns    |
| t <sub>OHD</sub>     | Data Hold Time for the Output Data Register                          | 0.00 | 0.00 | 0.00 | ns    |
| tosue                | Enable Setup Time for the Output Data Register                       | 0.44 | 0.50 | 0.59 | ns    |
| t <sub>OHE</sub>     | Enable Hold Time for the Output Data Register                        | 0.00 | 0.00 | 0.00 | ns    |
| t <sub>OCLR2Q</sub>  | Asynchronous Clear-to-Q of the Output Data Register                  | 0.80 | 0.91 | 1.07 | ns    |
| t <sub>OPRE2Q</sub>  | Asynchronous Preset-to-Q of the Output Data Register                 | 0.80 | 0.91 | 1.07 | ns    |
| t <sub>OREMCLR</sub> | Asynchronous Clear Removal Time for the Output Data Register         | 0.00 | 0.00 | 0.00 | ns    |
| t <sub>ORECCLR</sub> | Asynchronous Clear Recovery Time for the Output Data Register        | 0.22 | 0.25 | 0.30 | ns    |
| t <sub>OREMPRE</sub> | Asynchronous Preset Removal Time for the Output Data Register        | 0.00 | 0.00 | 0.00 | ns    |
| t <sub>ORECPRE</sub> | Asynchronous Preset Recovery Time for the Output Data Register       | 0.22 | 0.25 | 0.30 | ns    |
| t <sub>OWCLR</sub>   | Asynchronous Clear Minimum Pulse Width for the Output Data Register  | 0.22 | 0.25 | 0.30 | ns    |
| t <sub>OWPRE</sub>   | Asynchronous Preset Minimum Pulse Width for the Output Data Register | 0.22 | 0.25 | 0.30 | ns    |
| t <sub>OCKMPWH</sub> | Clock Minimum Pulse Width High for the Output Data Register          | 0.36 | 0.41 | 0.48 | ns    |
| t <sub>OCKMPWL</sub> | Clock Minimum Pulse Width Low for the Output Data Register           | 0.32 | 0.37 | 0.43 | ns    |

Note: For the derating values at specific junction temperature and voltage supply levels, refer to Table 3-7 on page 3-9.



| Symbol              | Parameter <sup>2</sup>   |                               | Commercial     | Industrial     | Units |
|---------------------|--|-------------------------------|----------------|----------------|-------|
| Τ <sub>J</sub>      | Junction temperature   |                               | 0 to +85       | -40 to +100    | °C    |
| VCC                 | 1.5 V DC core supply voltage   |                               | 1.425 to 1.575 | 1.425 to 1.575 | V     |
| VJTAG               | JTAG DC voltage  | G DC voltage                  |                | 1.4 to 3.6     | V     |
| VPUMP               | Programming voltage  | Programming mode <sup>3</sup> | 3.15 to 3.45   | 3.15 to 3.45   | V     |
|                     |  | Operation <sup>4</sup>        | 0 to 3.6       | 0 to 3.6       | V     |
| VCCPLL              | Analog power supply (PLL)  |                               | 1.425 to 1.575 | 1.425 to 1.575 | V     |
| VCCI                | 1.5 V DC supply voltage  |                               | 1.425 to 1.575 | 1.425 to 1.575 | V     |
|                     | 1.8 V DC supply voltage  |                               | 1.7 to 1.9     | 1.7 to 1.9     | V     |
|                     | 2.5 V DC supply voltage  |                               | 2.3 to 2.7     | 2.3 to 2.7     | V     |
|                     | 3.3 V DC supply voltage  |                               | 3.0 to 3.6     | 3.0 to 3.6     | V     |
|                     | LVDS differential I/O  |                               | 2.375 to 2.625 | 2.375 to 2.625 | V     |
|                     | LVPECL differential I/O  |                               | 3.0 to 3.6     | 3.0 to 3.6     | V     |
| VCC33A              | +3.3 V power supply  |                               | 2.97 to 3.63   | 2.97 to 3.63   | V     |
| VCC33PMP            | +3.3 V power supply  |                               | 2.97 to 3.63   | 2.97 to 3.63   | V     |
| VAREF               | Voltage reference for ADC  | 2.527 to 2.593                | 2.527 to 2.593 | V              |       |
| VCC15A <sup>5</sup> | Voltage reference for ADC<br>Digital power supply for the analog system<br>Embedded flash power supply |                               | 1.425 to 1.575 | 1.425 to 1.575 | V     |
| VCCNVM              | Embedded flash power supply  |                               | 1.425 to 1.575 | 1.425 to 1.575 | V     |
| VCCOSC              | Oscillator power supply  |                               | 2.97 to 3.63   | 2.97 to 3.63   | V     |
| AV, AC <sup>6</sup> | Unpowered, ADC reset asserted or   | unconfigured                  | -10.5 to 12.0  | -10.5 to 11.6  | V     |
|                     | Analog input (+16 V to +2 V presca   | ller range)                   | -0.3 to 12.0   | –0.3 to 11.6   | V     |
|                     | Analog input (+1 V to + 0.125 V pre  | escaler range)                | -0.3 to 3.6    | -0.3 to 3.6    | V     |
|                     | Analog input (–16 V to –2 V presca   | ler range)                    | -10.5 to 0.3   | -10.5 to 0.3   | V     |
|                     | Analog input (–1 V to –0.125 V pres  | scaler range)                 | -3.6 to 0.3    | -3.6 to 0.3    | V     |
|                     | Analog input (direct input to ADC)   |                               | -0.3 to 3.6    | -0.3 to 3.6    | V     |
|                     | Digital input  |                               | -0.3 to 12.0   | –0.3 to 11.6   | V     |
| AG <sup>6</sup>     | Unpowered, ADC reset asserted or   | unconfigured                  | -10.5 to 12.0  | -10.5 to 11.6  | V     |
|                     | Low Current Mode (1 µA, 3 µA, 10   | μΑ, 30 μΑ)                    | -0.3 to 12.0   | –0.3 to 11.6   | V     |
|                     | Low Current Mode (–1 µA, –3 µA, -  | –10 μA, –30 μA)               | -10.5 to 0.3   | -10.5 to 0.3   | V     |
|                     | High Current Mode <sup>7</sup>   | -10.5 to 12.0                 | -10.5 to 11.6  | V              |       |
| AT <sup>6</sup>     | Unpowered, ADC reset asserted or   | -0.3 to 15.5                  | –0.3 to 14.5   | V              |       |
|                     | Analog input (+16 V, +4 V prescale   | -0.3 to 15.5                  | –0.3 to 14.5   | V              |       |
|                     | Analog input (direct input to ADC)   | -0.3 to 3.6                   | -0.3 to 3.6    | V              |       |
|                     | Digital input  |                               | -0.3 to 15.5   | -0.3 to 14.5   | V     |

#### Table 3-2 • Recommended Operating Conditions<sup>1</sup>

Notes:

1. The ranges given here are for power supplies only. The recommended input voltage ranges specific to each I/O standard are given in Table 2-85 on page 2-157.

- 2. All parameters representing voltages are measured with respect to GND unless otherwise specified.
- 3. The programming temperature range supported is  $T_{ambient} = 0^{\circ}C$  to 85°C.
- 4. VPUMP can be left floating during normal operation (not programming mode).
- 5. Violating the V<sub>CC15A</sub> recommended voltage supply during an embedded flash program cycle can corrupt the page being programmed.
- 6. The input voltage may overshoot by up to 500 mV above the Recommended Maximum (150 mV in Direct mode), provided the duration of the overshoot is less than 50% of the operating lifetime of the device.
- 7. The AG pad should also conform to the limits as specified in Table 2-48 on page 2-114.



# **Thermal Characteristics**

### Introduction

The temperature variable in the Microsemi Designer software refers to the junction temperature, not the ambient, case, or board temperatures. This is an important distinction because dynamic and static power consumption will cause the chip's junction temperature to be higher than the ambient, case, or board temperatures. EQ 1 through EQ 3 give the relationship between thermal resistance, temperature gradient, and power.

$$\theta_{\mathsf{J}\mathsf{A}} = \frac{\mathsf{T}_{\mathsf{J}} - \theta_{\mathsf{A}}}{\mathsf{P}}$$

EQ 1

$$\theta_{\mathsf{JB}} = \frac{\mathsf{T}_{\mathsf{J}} - \mathsf{T}_{\mathsf{B}}}{\mathsf{P}}$$

EQ 2

EQ 3

$$\theta_{JC} = \frac{T_J - T_C}{P}$$

where

- $\theta_{JA}$  = Junction-to-air thermal resistance
- $\theta_{JB}$  = Junction-to-board thermal resistance
- $\theta_{JC}$  = Junction-to-case thermal resistance
- T<sub>J</sub> = Junction temperature
- T<sub>A</sub> = Ambient temperature
- T<sub>B</sub> = Board temperature (measured 1.0 mm away from the package edge)

T<sub>C</sub> = Case temperature

P = Total power dissipated by the device

#### Table 3-6 • Package Thermal Resistance

|               |           | $\Theta_{JA}$ |         |             |               |       |
|---------------|-----------|---------------|---------|-------------|---------------|-------|
| Product       | Still Air | 1.0 m/s       | 2.5 m/s | $\theta$ JC | $\theta_{JB}$ | Units |
| AFS090-QN108  | 34.5      | 30.0          | 27.7    | 8.1         | 16.7          | °C/W  |
| AFS090-QN180  | 33.3      | 27.6          | 25.7    | 9.2         | 21.2          | °C/W  |
| AFS250-QN180  | 32.2      | 26.5          | 24.7    | 5.7         | 15.0          | °C/W  |
| AFS250-PQ208  | 42.1      | 38.4          | 37      | 20.5        | 36.3          | °C/W  |
| AFS600-PQ208  | 23.9      | 21.3          | 20.48   | 6.1         | 16.5          | °C/W  |
| AFS090-FG256  | 37.7      | 33.9          | 32.2    | 11.5        | 29.7          | °C/W  |
| AFS250-FG256  | 33.7      | 30.0          | 28.3    | 9.3         | 24.8          | °C/W  |
| AFS600-FG256  | 28.9      | 25.2          | 23.5    | 6.8         | 19.9          | °C/W  |
| AFS1500-FG256 | 23.3      | 19.6          | 18.0    | 4.3         | 14.2          | °C/W  |
| AFS600-FG484  | 21.8      | 18.2          | 16.7    | 7.7         | 16.8          | °C/W  |
| AFS1500-FG484 | 21.6      | 16.8          | 15.2    | 5.6         | 14.9          | °C/W  |
| AFS1500-FG676 | TBD       | TBD           | TBD     | TBD         | TBD           | °C/W  |



The 1.76 W power is less than the required 3.00 W. The design therefore requires a heat sink, or the airflow where the device is mounted should be increased. The design's total junction-to-air thermal resistance requirement can be estimated by EQ 7:

$$\theta_{ja(total)} = \frac{T_J - T_A}{P} = \frac{100^{\circ}C - 70^{\circ}C}{3.00 W} = 10.00^{\circ}C/W$$

Determining the heat sink's thermal performance proceeds as follows:

$$\theta_{\text{JA(TOTAL)}} = \theta_{\text{JC}} + \theta_{\text{CS}} + \theta_{\text{SA}}$$

EQ 8

EQ 7

where

- $\theta_{JA} = 0.37^{\circ}C/W$ 
  - Thermal resistance of the interface material between the case and the heat sink, usually provided by the thermal interface manufacturer

 $\theta_{SA}$  = Thermal resistance of the heat sink in °C/W

$$\theta_{SA} = \theta_{JA(TOTAL)} - \theta_{JC} - \theta_{CS}$$

EQ 9

$$\theta_{SA} = 13.33^{\circ}C/W - 8.28^{\circ}C/W - 0.37^{\circ}C/W = 5.01^{\circ}C/W$$

A heat sink with a thermal resistance of 5.01°C/W or better should be used. Thermal resistance of heat sinks is a function of airflow. The heat sink performance can be significantly improved with increased airflow.

Carefully estimating thermal resistance is important in the long-term reliability of an Microsemi FPGA. Design engineers should always correlate the power consumption of the device with the maximum allowable power dissipation of the package selected for that device.

Note: The junction-to-air and junction-to-board thermal resistances are based on JEDEC standard (JESD-51) and assumptions made in building the model. It may not be realized in actual application and therefore should be used with a degree of caution. Junction-to-case thermal resistance assumes that all power is dissipated through the case.

## Temperature and Voltage Derating Factors

Table 3-7 • Temperature and Voltage Derating Factors for Timing Delays<br/>(normalized to  $T_J = 70^{\circ}$ C, Worst-Case VCC = 1.425 V)

| Array Voltage | Junction Temperature (°C) |      |      |      |      |       |  |
|---------------|---------------------------|------|------|------|------|-------|--|
| VCC (V)       | –40°C                     | 0°C  | 25°C | 70°C | 85°C | 100°C |  |
| 1.425         | 0.88                      | 0.93 | 0.95 | 1.00 | 1.02 | 1.05  |  |
| 1.500         | 0.83                      | 0.88 | 0.90 | 0.95 | 0.96 | 0.99  |  |
| 1.575         | 0.80                      | 0.85 | 0.87 | 0.91 | 0.93 | 0.96  |  |

# Example of Power Calculation

This example considers a shift register with 5,000 storage tiles, including a counter and memory that stores analog information. The shift register is clocked at 50 MHz and stores and reads information from a RAM.

The device used is a commercial AFS600 device operating in typical conditions.

The calculation below uses the power calculation methodology previously presented and shows how to determine the dynamic and static power consumption of resources used in the application.

Also included in the example is the calculation of power consumption in operating, standby, and sleep modes to illustrate the benefit of power-saving modes.

#### Global Clock Contribution—P<sub>CLOCK</sub>

 $F_{CLK}$  = 50 MHz Number of sequential VersaTiles: N<sub>S-CELL</sub> = 5,000 Estimated number of Spines: N<sub>SPINES</sub> = 5 Estimated number of Rows: N<sub>ROW</sub> = 313

#### **Operating Mode**

$$\begin{split} & \mathsf{P}_{\mathsf{CLOCK}} = (\mathsf{PAC1} + \mathsf{N}_{\mathsf{SPINE}} * \mathsf{PAC2} + \mathsf{N}_{\mathsf{ROW}} * \mathsf{PAC3} + \mathsf{N}_{\mathsf{S}\text{-}\mathsf{CELL}} * \mathsf{PAC4}) * \mathsf{F}_{\mathsf{CLK}} \\ & \mathsf{P}_{\mathsf{CLOCK}} = (0.0128 + 5 * 0.0019 + 313 * 0.00081 + 5,000 * 0.00011) * 50 \\ & \mathsf{P}_{\mathsf{CLOCK}} = 41.28 \ \mathsf{mW} \end{split}$$

#### Standby Mode and Sleep Mode

 $P_{CLOCK} = 0 W$ 

Logic—Sequential Cells, Combinational Cells, and Routing Net Contributions— $P_{S-CELL}$ ,  $P_{C-CELL}$ , and  $P_{NET}$ 

 $\label{eq:F_CLK} \ensuremath{\mathsf{F_{CLK}}}\xspace = 50 \ensuremath{\,\mathsf{MHz}}\xspace \\ \ensuremath{\mathsf{Number}}\xspace of sequential VersaTiles: \ensuremath{\mathsf{N}_{S-CELL}}\xspace = 5,000 \\ \ensuremath{\mathsf{Number}}\xspace of versaTiles: \ensuremath{\mathsf{N}_{C-CELL}}\xspace = 6,000 \\ \ensuremath{\mathsf{Estimated}}\xspace toggle rate of VersaTile outputs: \ensuremath{\alpha_1}\xspace = 0.1 \ensuremath{\,(10\%)}\xspace \ensuremath{}\xspace \ensuremath{\mathsf{R}}\xspace \ensuremath{\mathsf{R}}\xspace \ensuremath{\mathsf{R}}\xspace \ensuremath{\mathsf{R}}\xspace \ensuremath{}\xspace \ensuremath{\mathsf{R}}\xspace \ensuremath{}\xspace \ensuremath{\mathsf{R}}\xspace \ensuremath{\mathsf{R}}\xspace \ensuremath{}\xspace \ensuremath{\mathsf{R}}\xspace \ensuremath{}\xspace \ensuremath{\mathsf{R}}\xspace \ensuremath{}\xspace \ensuremath{}\xspace \ensuremath{\mathsf{R}}\xspace \ensuremath{}\xspace \ensuremath{$ 

#### **Operating Mode**

$$\begin{split} \mathsf{P}_{S\text{-}CELL} &= \mathsf{N}_{S\text{-}CELL} * (\mathsf{P}_{\mathsf{AC5}}\text{+} (\alpha_1 \, / \, 2) * \mathsf{PAC6}) * \mathsf{F}_{\mathsf{CLK}} \\ \mathsf{P}_{S\text{-}CELL} &= 5,000 * (0.00007 + (0.1 \, / \, 2) * 0.00029) * 50 \\ \mathsf{P}_{S\text{-}CELL} &= 21.13 \text{ mW} \end{split}$$

 $P_{C-CELL} = N_{C-CELL}^* (\alpha_1 / 2) * PAC7 * F_{CLK}$  $P_{C-CELL} = 6,000 * (0.1 / 2) * 0.00029 * 50$  $P_{C-CELL} = 4.35 \text{ mW}$ 

$$\begin{split} \mathsf{P}_{\mathsf{NET}} &= (\mathsf{N}_{\mathsf{S}\text{-}\mathsf{CELL}} + \mathsf{N}_{\mathsf{C}\text{-}\mathsf{CELL}}) * (\alpha_1 \,/\, 2) * \mathsf{PAC8} * \mathsf{F}_{\mathsf{CLK}} \\ \mathsf{P}_{\mathsf{NET}} &= (5,000 + 6,000) * (0.1 \,/\, 2) * 0.0007 * 50 \\ \mathsf{P}_{\mathsf{NET}} &= 19.25 \text{ mW} \end{split}$$

 $P_{LOGIC} = P_{S-CELL} + P_{C-CELL} + P_{NET}$  $P_{LOGIC} = 21.13 \text{ mW} + 4.35 \text{ mW} + 19.25 \text{ mW}$  $P_{LOGIC} = 44.73 \text{ mW}$ 

Standby Mode and Sleep Mode



# FG256



# Note

For Package Manufacturing and Environmental information, visit the Resource Center at http://www.microsemi.com/soc/products/solutions/package/default.aspx.



Package Pin Assignments

|               | FG484           |                  | FG484         |                 |                  |
|---------------|-----------------|------------------|---------------|-----------------|------------------|
| Pin<br>Number | AFS600 Function | AFS1500 Function | Pin<br>Number | AFS600 Function | AFS1500 Function |
| A1            | GND             | GND              | AA14          | AG7             | AG7              |
| A2            | VCC             | NC               | AA15          | AG8             | AG8              |
| A3            | GAA1/IO01PDB0V0 | GAA1/IO01PDB0V0  | AA16          | GNDA            | GNDA             |
| A4            | GAB0/IO02NDB0V0 | GAB0/IO02NDB0V0  | AA17          | AG9             | AG9              |
| A5            | GAB1/IO02PDB0V0 | GAB1/IO02PDB0V0  | AA18          | VAREF           | VAREF            |
| A6            | IO07NDB0V1      | IO07NDB0V1       | AA19          | VCCIB2          | VCCIB2           |
| A7            | IO07PDB0V1      | IO07PDB0V1       | AA20          | PTEM            | PTEM             |
| A8            | IO10PDB0V1      | IO09PDB0V1       | AA21          | GND             | GND              |
| A9            | IO14NDB0V1      | IO13NDB0V2       | AA22          | VCC             | NC               |
| A10           | IO14PDB0V1      | IO13PDB0V2       | AB1           | GND             | GND              |
| A11           | IO17PDB1V0      | IO24PDB1V0       | AB2           | VCC             | NC               |
| A12           | IO18PDB1V0      | IO26PDB1V0       | AB3           | NC              | IO94NSB4V0       |
| A13           | IO19NDB1V0      | IO27NDB1V1       | AB4           | GND             | GND              |
| A14           | IO19PDB1V0      | IO27PDB1V1       | AB5           | VCC33N          | VCC33N           |
| A15           | IO24NDB1V1      | IO35NDB1V2       | AB6           | AT0             | AT0              |
| A16           | IO24PDB1V1      | IO35PDB1V2       | AB7           | ATRTN0          | ATRTN0           |
| A17           | GBC0/IO26NDB1V1 | GBC0/IO40NDB1V2  | AB8           | AT1             | AT1              |
| A18           | GBA0/IO28NDB1V1 | GBA0/IO42NDB1V2  | AB9           | AT2             | AT2              |
| A19           | IO29NDB1V1      | IO43NDB1V2       | AB10          | ATRTN1          | ATRTN1           |
| A20           | IO29PDB1V1      | IO43PDB1V2       | AB11          | AT3             | AT3              |
| A21           | VCC             | NC               | AB12          | AT6             | AT6              |
| A22           | GND             | GND              | AB13          | ATRTN3          | ATRTN3           |
| AA1           | VCC             | NC               | AB14          | AT7             | AT7              |
| AA2           | GND             | GND              | AB15          | AT8             | AT8              |
| AA3           | VCCIB4          | VCCIB4           | AB16          | ATRTN4          | ATRTN4           |
| AA4           | VCCIB4          | VCCIB4           | AB17          | AT9             | AT9              |
| AA5           | PCAP            | PCAP             | AB18          | VCC33A          | VCC33A           |
| AA6           | AG0             | AG0              | AB19          | GND             | GND              |
| AA7           | GNDA            | GNDA             | AB20          | NC              | IO76NPB2V0       |
| AA8           | AG1             | AG1              | AB21          | VCC             | NC               |
| AA9           | AG2             | AG2              | AB22          | GND             | GND              |
| AA10          | GNDA            | GNDA             | B1            | VCC             | NC               |
| AA11          | AG3             | AG3              | B2            | GND             | GND              |
| AA12          | AG6             | AG6              | B3            | GAA0/IO01NDB0V0 | GAA0/IO01NDB0V0  |
| AA13          | GNDA            | GNDA             | B4            | GND             | GND              |



Datasheet Information

| Revision  | Changes  | Page  |
|---|--|-------|
| v2.0, Revision 1<br>(July 2009)   | The MicroBlade and Fusion datasheets have been combined. Pigeon Point information is new.  | N/A   |
|   | CoreMP7 support was removed since it is no longer offered.   |       |
|   | –F was removed from the datasheet since it is no longer offered.   |       |
|   | The operating temperature was changed from ambient to junction to better reflect actual conditions of operations.  |       |
|   | Commercial: 0°C to 85°C  |       |
|   | Industrial: –40°C to 100°C   |       |
|   | The version number category was changed from Preliminary to Production, which means the datasheet contains information based on final characterization. The version number changed from Preliminary v1.7 to v2.0.  |       |
|   | The "Integrated Analog Blocks and Analog I/Os" section was updated to include a reference to the "Analog System Characteristics" section in the <i>Device Architecture</i> chapter of the datasheet, which includes Table 2-46 • Analog Channel Specifications and specific voltage data.            | 1-4   |
|   | The phrase "Commercial-Case Conditions" in timing table titles was changed to "Commercial Temperature Range Conditions."   | N/A   |
|   | The "Crystal Oscillator" section was updated significantly. Please review carefully.   | 2-20  |
|   | The "Real-Time Counter (part of AB macro)" section was updated significantly. Please review carefully.   | 2-33  |
|   | There was a typo in Table 2-19 • Flash Memory Block Pin Names for the ERASEPAGE description; it was the same as DISCARDPAGE. As as a result, the ERASEPAGE description was updated.  | 2-40  |
|   | The $t_{\mbox{FMAXCLKNVM}}$ parameter was updated in Table 2-25 $\bullet$ Flash Memory Block Timing.   | 2-52  |
|   | Table 2-31 • RAM4K9 and Table 2-32 • RAM512X18 were updated.   | 2-66  |
|   | In Table 2-36 • Analog Block Pin Description, the Function description for PWRDWN was changed from "Comparator power-down if 1"  | 2-78  |
|   | to<br>"ADC comparator power-down if 1. When asserted, the ADC will stop functioning,<br>and the digital portion of the analog block will continue operating. This may result in<br>invalid status flags from the analog block. Therefore, Microsemi does not<br>recommend asserting the PWRDWN pin." |       |
|   | Figure 2-75 • Gate Driver Example was updated.   | 2-91  |
|   | The "ADC Operation" section was updated. Please review carefully.  | 2-104 |
|   | Figure 2-92 • Intra-Conversion Timing Diagram and Figure 2-93 • Injected Conversion Timing Diagram are new.  | 2-113 |
|   | The "Typical Performance Characteristics" section is new.  | 2-115 |
|   | Table 2-49 • Analog Channel Specifications was significantly updated.  | 2-117 |
| Table 2-50 • ADC Characteristics in Direct Input Mode was significantly updated |  | 2-120 |
| In Table 2-52 • Calibrated Analog Channel Accuracy 1,2,3, note 2 was updated    |  | 2-123 |
|   | In Table 2-53 • Analog Channel Accuracy: Monitoring Standard Positive Voltages, note 1 was updated.  | 2-124 |
|   | In Table 2-54 • ACM Address Decode Table for Analog Quad, bit 89 was removed.  | 2-126 |