

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT |
| Number of I/O | 22 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V |
| Data Converters | A/D 12x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 24-VFQFN Exposed Pad |
| Supplier Device Package | 24-QFN (4x4) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl04z32vfk4 |



Table of Contents

| | | | |
|--|----|--|----|
| 1 Ratings..... | 4 | 3.6.1 ADC electrical specifications..... | 25 |
| 1.1 Thermal handling ratings..... | 4 | 3.6.2 CMP and 6-bit DAC electrical specifications..... | 28 |
| 1.2 Moisture handling ratings..... | 4 | 3.7 Timers..... | 30 |
| 1.3 ESD handling ratings..... | 4 | 3.8 Communication interfaces..... | 30 |
| 1.4 Voltage and current operating ratings..... | 4 | 3.8.1 SPI switching specifications..... | 30 |
| 2 General..... | 5 | 3.8.2 Inter-Integrated Circuit Interface (I2C) timing..... | 34 |
| 2.1 AC electrical characteristics..... | 5 | 3.8.3 UART..... | 36 |
| 2.2 Nonswitching electrical specifications..... | 5 | 4 Dimensions..... | 36 |
| 2.2.1 Voltage and current operating requirements..... | 5 | 4.1 Obtaining package dimensions..... | 36 |
| 2.2.2 LVD and POR operating requirements..... | 6 | 5 Pinout..... | 36 |
| 2.2.3 Voltage and current operating behaviors..... | 7 | 5.1 KL04 signal multiplexing and pin assignments..... | 36 |
| 2.2.4 Power mode transition operating behaviors..... | 8 | 5.2 KL04 pinouts..... | 38 |
| 2.2.5 Power consumption operating behaviors..... | 9 | 6 Ordering parts..... | 42 |
| 2.2.6 EMC performance..... | 15 | 6.1 Determining valid orderable parts..... | 42 |
| 2.2.7 Capacitance attributes..... | 16 | 7 Part identification..... | 42 |
| 2.3 Switching specifications..... | 16 | 7.1 Description..... | 42 |
| 2.3.1 Device clock specifications..... | 16 | 7.2 Format..... | 43 |
| 2.3.2 General switching specifications..... | 17 | 7.3 Fields..... | 43 |
| 2.4 Thermal specifications..... | 17 | 7.4 Example..... | 43 |
| 2.4.1 Thermal operating requirements..... | 17 | 8 Terminology and guidelines..... | 44 |
| 2.4.2 Thermal attributes..... | 17 | 8.1 Definition: Operating requirement..... | 44 |
| 3 Peripheral operating requirements and behaviors..... | 18 | 8.2 Definition: Operating behavior..... | 44 |
| 3.1 Core modules..... | 18 | 8.3 Definition: Attribute..... | 44 |
| 3.1.1 SWD electricals | 18 | 8.4 Definition: Rating..... | 45 |
| 3.2 System modules..... | 19 | 8.5 Result of exceeding a rating..... | 45 |
| 3.3 Clock modules..... | 20 | 8.6 Relationship between ratings and operating requirements..... | 45 |
| 3.3.1 MCG specifications..... | 20 | 8.7 Guidelines for ratings and operating requirements..... | 46 |
| 3.3.2 Oscillator electrical specifications..... | 21 | 8.8 Definition: Typical value..... | 46 |
| 3.4 Memories and memory interfaces..... | 23 | 8.9 Typical value conditions..... | 47 |
| 3.4.1 Flash electrical specifications..... | 23 | 9 Revision history..... | 48 |
| 3.5 Security and integrity modules..... | 25 | | |
| 3.6 Analog..... | 25 | | |

2.2.1 Voltage and current operating requirements

Table 5. Voltage and current operating requirements

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------------------|---|----------------------|----------------------|------|-------|
| V_{DD} | Supply voltage | 1.71 | 3.6 | V | |
| V_{DDA} | Analog supply voltage | 1.71 | 3.6 | V | — |
| $V_{DD} - V_{DDA}$ | V_{DD} -to- V_{DDA} differential voltage | -0.1 | 0.1 | V | — |
| $V_{SS} - V_{SSA}$ | V_{SS} -to- V_{SSA} differential voltage | -0.1 | 0.1 | V | — |
| V_{IH} | Input high voltage <ul style="list-style-type: none"> • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ • $1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ | $0.7 \times V_{DD}$ | — | V | — |
| | | $0.75 \times V_{DD}$ | — | V | |
| V_{IL} | Input low voltage <ul style="list-style-type: none"> • $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ • $1.7\text{ V} \leq V_{DD} \leq 2.7\text{ V}$ | — | $0.35 \times V_{DD}$ | V | — |
| | | — | $0.3 \times V_{DD}$ | V | |
| V_{HYS} | Input hysteresis | $0.06 \times V_{DD}$ | — | V | — |
| I_{ICIO} | IO pin negative DC injection current—single pin <ul style="list-style-type: none"> • $V_{IN} < V_{SS}-0.3\text{V}$ (negative current injection) • $V_{IN} < V_{SS}-0.3\text{V}$ (positive current injection) | -3 | — | mA | 1 |
| | | — | +3 | | |
| I_{ICcont} | Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins <ul style="list-style-type: none"> • Negative current injection • Positive current injection | -25 | — | mA | — |
| | | — | +25 | | |
| V_{ODPU} | Open drain pullup voltage level | V_{DD} | V_{DD} | V | 2 |
| V_{RAM} | V_{DD} voltage required to retain RAM | 1.2 | — | V | — |

1. All IO pins are internally clamped to V_{SS} and V_{DD} through ESD protection diodes. If V_{IN} is greater than V_{IO_MIN} ($=V_{SS}-0.3\text{V}$) and V_{IN} is less than $V_{IO_MAX}(=V_{DD}+0.3\text{V})$ is observed, then there is no need to provide current limiting resistors at the pads. If these limits cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as $R=(V_{IO_MIN}-V_{IN})/|I_{ICIO}|$. The positive injection current limiting resistor is calculated as $R=(V_{IN}-V_{IO_MAX})/|I_{ICIO}|$. Select the larger of these two calculated resistances.
2. Open drain outputs must be pulled to V_{DD} .

2.2.2 LVD and POR operating requirements

Table 6. V_{DD} supply LVD and POR operating requirements

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|------------|---|------|------|------|------|-------|
| V_{POR} | Falling V_{DD} POR detect voltage | 0.8 | 1.1 | 1.5 | V | — |
| V_{LVDH} | Falling low-voltage detect threshold — high range (LVDV = 01) | 2.48 | 2.56 | 2.64 | V | — |
| | Low-voltage warning thresholds — high range | | | | | 1 |

Table continues on the next page...

Table 6. V_{DD} supply LVD and POR operating requirements (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|--------------------|---|------|------|------|------|-------|
| V _{LVW1H} | <ul style="list-style-type: none"> Level 1 falling (LVWV = 00) | 2.62 | 2.70 | 2.78 | V | |
| V _{LVW2H} | <ul style="list-style-type: none"> Level 2 falling (LVWV = 01) | 2.72 | 2.80 | 2.88 | V | |
| V _{LVW3H} | <ul style="list-style-type: none"> Level 3 falling (LVWV = 10) | 2.82 | 2.90 | 2.98 | V | |
| V _{LVW4H} | <ul style="list-style-type: none"> Level 4 falling (LVWV = 11) | 2.92 | 3.00 | 3.08 | V | |
| V _{HYSH} | Low-voltage inhibit reset/recover hysteresis — high range | — | ±60 | — | mV | — |
| V _{LVDL} | Falling low-voltage detect threshold — low range (LVDV=00) | 1.54 | 1.60 | 1.66 | V | — |
| V _{LVW1L} | Low-voltage warning thresholds — low range <ul style="list-style-type: none"> Level 1 falling (LVWV = 00) | 1.74 | 1.80 | 1.86 | V | 1 |
| V _{LVW2L} | <ul style="list-style-type: none"> Level 2 falling (LVWV = 01) | 1.84 | 1.90 | 1.96 | V | |
| V _{LVW3L} | <ul style="list-style-type: none"> Level 3 falling (LVWV = 10) | 1.94 | 2.00 | 2.06 | V | |
| V _{LVW4L} | <ul style="list-style-type: none"> Level 4 falling (LVWV = 11) | 2.04 | 2.10 | 2.16 | V | |
| V _{HYSL} | Low-voltage inhibit reset/recover hysteresis — low range | — | ±40 | — | mV | — |
| V _{BG} | Bandgap voltage reference | 0.97 | 1.00 | 1.03 | V | — |
| t _{LPO} | Internal low power oscillator period — factory trimmed | 900 | 1000 | 1100 | µs | — |

1. Rising thresholds are falling threshold + hysteresis voltage

2.2.3 Voltage and current operating behaviors

Table 7. Voltage and current operating behaviors

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|--|--|------------|--------|-------|
| V _{OH} | Output high voltage — Normal drive pad (except RESET) <ul style="list-style-type: none"> 2.7 V ≤ V_{DD} ≤ 3.6 V, I_{OH} = -5 mA 1.71 V ≤ V_{DD} ≤ 2.7 V, I_{OH} = -1.5 mA | V _{DD} - 0.5 V _{DD} - 0.5 | — — | V V | 1, 2 |
| V _{OH} | Output high voltage — High drive pad (except RESET_b) <ul style="list-style-type: none"> 2.7 V ≤ V_{DD} ≤ 3.6 V, I_{OH} = -18 mA 1.71 V ≤ V_{DD} ≤ 2.7 V, I_{OH} = -6 mA | V _{DD} - 0.5 V _{DD} - 0.5 | — — | V V | 1, 2 |
| I _{OHT} | Output high current total for all ports | — | 100 | mA | |
| V _{OL} | Output low voltage — Normal drive pad <ul style="list-style-type: none"> 2.7 V ≤ V_{DD} ≤ 3.6 V, I_{OL} = 5 mA 1.71 V ≤ V_{DD} ≤ 2.7 V, I_{OL} = 1.5 mA | — — | 0.5 0.5 | V V | 1 |

Table continues on the next page...

Table 9. Power consumption operating behaviors (continued)

| Symbol | Description | Min. | Typ. | Max. ¹ | Unit | Notes |
|-----------------------|---|------|-------|-------------------|------|-------|
| | <ul style="list-style-type: none"> • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C | — | 1.72 | 2.01 | μA | |
| I _{DD_VLLS3} | Very-low-leakage stop mode 3 current <ul style="list-style-type: none"> • at 3.0 V • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C | — | 1.16 | 1.36 | μA | |
| | | — | 1.78 | 2.27 | | |
| | | — | 3.23 | 4.38 | | |
| | | — | 5.57 | 7.53 | | |
| | | — | 14.80 | 19.74 | | |
| I _{DD_VLLS1} | Very-low-leakage stop mode 1 current <ul style="list-style-type: none"> • at 3.0 V • at 25°C • at 50°C • at 70°C • at 85°C • at 105°C | — | 0.64 | 0.81 | μA | |
| | | — | 1.14 | 1.50 | | |
| | | — | 2.35 | 3.20 | | |
| | | — | 4.37 | 5.80 | | |
| | | — | 12.40 | 16.13 | | |
| I _{DD_VLLS0} | Very-low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 0) <ul style="list-style-type: none"> • at 3.0 V • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C | — | 0.38 | 0.54 | μA | |
| | | — | 0.88 | 1.23 | | |
| | | — | 2.10 | 2.95 | | |
| | | — | 4.14 | 5.59 | | |
| | | — | 12.00 | 15.73 | | |
| I _{DD_VLLS0} | Very-low-leakage stop mode 0 current (SMC_STOPCTRL[PORPO] = 1) <ul style="list-style-type: none"> • at 3.0 V • at 25 °C • at 50 °C • at 70 °C • at 85 °C • at 105 °C | — | 0.30 | 0.45 | μA | 6 |
| | | — | 0.79 | 1.12 | | |
| | | — | 2.01 | 2.82 | | |
| | | — | 4.05 | 5.45 | | |
| | | — | 11.96 | 15.63 | | |

1. Data based on characterization results.

General

2. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
3. MCG configured for FEI mode.
4. Incremental current consumption from peripheral activity is not included.
5. MCG configured for BLPI mode.
6. No brownout

Table 10. Low power mode peripheral adders — typical value

| Symbol | Description | Temperature (°C) | | | | | | Unit |
|----------------------------|--|------------------|-----|-----|-----|-----|-----|------|
| | | -40 | 25 | 50 | 70 | 85 | 105 | |
| I _{IREFSTEN4MHz} | 4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled. | 56 | 56 | 56 | 56 | 56 | 56 | μA |
| I _{IREFSTEN32KHz} | 32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled. | 52 | 52 | 52 | 52 | 52 | 52 | μA |
| I _{EREFSTEN4MHz} | External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled. | 206 | 228 | 237 | 245 | 251 | 258 | μA |
| I _{EREFSTEN32KHz} | External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled. <ul style="list-style-type: none"> • VLLS1 • VLLS3 • LLS • VLPS • STOP | 440 | 490 | 540 | 560 | 570 | 580 | nA |
| | | 440 | 490 | 540 | 560 | 570 | 580 | |
| | | 490 | 490 | 540 | 560 | 570 | 680 | |
| | | 510 | 560 | 560 | 560 | 610 | 680 | |
| | | 510 | 560 | 560 | 560 | 610 | 680 | |
| I _{CMP} | CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption. | 22 | 22 | 22 | 22 | 22 | 22 | μA |
| I _{RTC} | RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption. | 432 | 357 | 388 | 475 | 532 | 810 | nA |
| I _{UART} | UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption. <ul style="list-style-type: none"> • MCGIRCLK (4 MHz internal reference clock) • OSCERCLK (4 MHz external crystal) | 66 | 66 | 66 | 66 | 66 | 66 | μA |
| | | 214 | 237 | 246 | 254 | 260 | 268 | |

Table continues on the next page...

- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

2.2.7 Capacitance attributes

Table 11. Capacitance attributes

| Symbol | Description | Min. | Max. | Unit |
|----------|-------------------|------|------|------|
| C_{IN} | Input capacitance | — | 7 | pF |

2.3 Switching specifications

2.3.1 Device clock specifications

Table 12. Device clock specifications

| Symbol | Description | Min. | Max. | Unit |
|----------------------------------|---|------|------|------|
| Normal run mode | | | | |
| f_{SYS} | System and core clock | — | 48 | MHz |
| f_{BUS} | Bus clock | — | 24 | MHz |
| f_{FLASH} | Flash clock | — | 24 | MHz |
| f_{LPTMR} | LPTMR clock | — | 24 | MHz |
| VLPR and VLPS modes ¹ | | | | |
| f_{SYS} | System and core clock | — | 4 | MHz |
| f_{BUS} | Bus clock | — | 1 | MHz |
| f_{FLASH} | Flash clock | — | 1 | MHz |
| f_{LPTMR} | LPTMR clock ² | — | 24 | MHz |
| f_{ERCLK} | External reference clock | — | 16 | MHz |
| f_{LPTMR_ERCLK} | LPTMR external reference clock | — | 16 | MHz |
| $f_{osc_hi_2}$ | Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x) | — | 16 | MHz |
| f_{TPM} | TPM asynchronous clock | — | 8 | MHz |
| f_{UART0} | UART0 asynchronous clock | — | 8 | MHz |

1. The frequency limitations in VLPR and VLPS modes here override any frequency specification listed in the timing specification for any other module. These same frequency limits apply to VLPS, whether VLPS was entered from RUN or from VLPR.
2. The LPTMR can be clocked at this speed in VLPR or VLPS only when the source is an external pin.

Table 15. Thermal attributes (continued)

| Board type | Symbol | Description | 48 LQFP | 32 LQFP | 32 QFN | 24 QFN | Unit | Notes |
|-------------------|------------------|---|---------|---------|--------|--------|------|-------|
| Single-layer (1S) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed) | 70 | 74 | 81 | 92 | °C/W | |
| Four-layer (2s2p) | $R_{\theta JMA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed) | 52 | 52 | 28 | 36 | °C/W | |
| — | $R_{\theta JB}$ | Thermal resistance, junction to board | 36 | 35 | 13 | 18 | °C/W | 2 |
| — | $R_{\theta JC}$ | Thermal resistance, junction to case | 27 | 26 | 2.3 | 3.7 | °C/W | 3 |
| — | Ψ_{JT} | Thermal characterization parameter, junction to package top outside center (natural convection) | 8 | 8 | 8 | 10 | °C/W | 4 |

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

3 Peripheral operating requirements and behaviors

3.1 Core modules

3.1.1 SWD electricals

Table 16. SWD full voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|--------|--|------|------|------|
| | Operating voltage | 1.71 | 3.6 | V |
| J1 | SWD_CLK frequency of operation <ul style="list-style-type: none"> • Serial wire debug | 0 | 25 | MHz |
| J2 | SWD_CLK cycle period | 1/J1 | — | ns |
| J3 | SWD_CLK clock pulse width | | | |

Table continues on the next page...

Table 17. MCG specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|----------------------------|--|------|------|------|------|-------|
| | | | | | | |
| | $1464 \times f_{\text{fill_ref}}$ | | | | | |
| $J_{\text{cyc_fll}}$ | FLL period jitter • $f_{\text{VCO}} = 48 \text{ MHz}$ | — | 180 | — | ps | 7 |
| $t_{\text{fill_acquire}}$ | FLL target frequency acquisition time | — | — | 1 | ms | 8 |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. The deviation is relative to the factory trimmed frequency at nominal V_{DD} and $25 \text{ }^\circ\text{C}$, $f_{\text{ints_ft}}$.
3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
4. The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation ($\Delta f_{\text{dco_t}}$) over voltage and temperature must be considered.
5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
7. This specification is based on standard deviation (RMS) of period or frequency.
8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

3.3.2 Oscillator electrical specifications

3.3.2.1 Oscillator DC electrical specifications

Table 18. Oscillator DC electrical specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|--------------------|--|----------------------------|--|----------------------------|---|-------|
| V_{DD} | Supply voltage | 1.71 | — | 3.6 | V | |
| I_{DDOSC} | Supply current — low-power mode (HGO=0) • 32 kHz • 4 MHz • 8 MHz (RANGE=01) • 16 MHz • 24 MHz • 32 MHz | — — — — — — | 500 200 300 950 1.2 1.5 | — — — — — — | nA μA μA μA mA mA | 1 |
| I_{DDOSC} | Supply current — high gain mode (HGO=1) • 32 kHz • 4 MHz • 8 MHz (RANGE=01) • 16 MHz | — — — — — — | 25 400 500 2.5 3 4 | — — — — — — | μA μA μA mA mA mA | 1 |

Table continues on the next page...

Table 23. NVM reliability specifications (continued)

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|------------------|--|------|-------------------|------|--------|-------|
| $t_{nvmretp10k}$ | Data retention after up to 10 K cycles | 5 | 50 | — | years | |
| $t_{nvmretp1k}$ | Data retention after up to 1 K cycles | 20 | 100 | — | years | |
| $n_{nvmcycp}$ | Cycling endurance | 10 K | 50 K | — | cycles | 2 |

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at $-40\text{ °C} \leq T_j \leq 125\text{ °C}$.

3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

3.6 Analog

3.6.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

3.6.1.1 12-bit ADC operating conditions

Table 24. 12-bit ADC operating conditions

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|------------------|----------------------------|--|------------|-------------------|------------|------------|-------|
| V_{DDA} | Supply voltage | Absolute | 1.71 | — | 3.6 | V | |
| ΔV_{DDA} | Supply voltage | Delta to V_{DD} ($V_{DD} - V_{DDA}$) | -100 | 0 | +100 | mV | 2 |
| ΔV_{SSA} | Ground voltage | Delta to V_{SS} ($V_{SS} - V_{SSA}$) | -100 | 0 | +100 | mV | 2 |
| V_{REFH} | ADC reference voltage high | | 1.13 | V_{DDA} | V_{DDA} | V | 3 |
| V_{REFL} | ADC reference voltage low | | V_{SSA} | V_{SSA} | V_{SSA} | V | 3 |
| V_{ADIN} | Input voltage | | V_{REFL} | — | V_{REFH} | V | |
| C_{ADIN} | Input capacitance | • 8-bit / 10-bit / 12-bit modes | — | 4 | 5 | pF | |
| R_{ADIN} | Input series resistance | | — | 2 | 5 | k Ω | |

Table continues on the next page...

3.6.1.2 12-bit ADC electrical characteristics

Table 25. 12-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|----------------|-------------------------------|---|------------------------|-------------------|------------------------------|------------------|--|
| I_{DDA_ADC} | Supply current | | 0.215 | — | 1.7 | mA | 3 |
| f_{ADACK} | ADC asynchronous clock source | • ADLPC = 1, ADHSC = 0 | 1.2 | 2.4 | 3.9 | MHz | $t_{ADACK} = 1/f_{ADACK}$ |
| | | • ADLPC = 1, ADHSC = 1 | 2.4 | 4.0 | 6.1 | MHz | |
| | | • ADLPC = 0, ADHSC = 0 | 3.0 | 5.2 | 7.3 | MHz | |
| | | • ADLPC = 0, ADHSC = 1 | 4.4 | 6.2 | 9.5 | MHz | |
| | Sample Time | See Reference Manual chapter for sample times | | | | | |
| TUE | Total unadjusted error | • 12-bit modes • <12-bit modes | — — | ±4 ±1.4 | ±6.8 ±2.1 | LSB ⁴ | 5 |
| DNL | Differential non-linearity | • 12-bit modes • <12-bit modes | — — | ±0.7 ±0.2 | -1.1 to +1.9 -0.3 to 0.5 | LSB ⁴ | 5 |
| INL | Integral non-linearity | • 12-bit modes • <12-bit modes | — — | ±1.0 ±0.5 | -2.7 to +1.9 -0.7 to +0.5 | LSB ⁴ | 5 |
| E_{FS} | Full-scale error | • 12-bit modes • <12-bit modes | — — | -4 -1.4 | -5.4 -1.8 | LSB ⁴ | $V_{ADIN} = V_{DDA}$ ⁵ |
| E_Q | Quantization error | • 12-bit modes | — | — | ±0.5 | LSB ⁴ | |
| E_{IL} | Input leakage error | | $I_{in} \times R_{AS}$ | | | mV | I_{in} = leakage current (refer to the MCU's voltage and current operating ratings) |
| | Temp sensor slope | Across the full temperature range of the device | 1.55 | 1.62 | 1.69 | mV/°C | 6 |
| V_{TEMP25} | Temp sensor voltage | 25 °C | 706 | 716 | 726 | mV | 6 |

1. All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDA}$

2. Typical values assume $V_{DDA} = 3.0$ V, Temp = 25 °C, $f_{ADCK} = 2.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

Peripheral operating requirements and behaviors

3. The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
4. $1 \text{ LSB} = (V_{\text{REFH}} - V_{\text{REFL}})/2^N$
5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
6. ADC conversion clock < 3 MHz




Figure 7. Typical ENOB vs. ADC_CLK for 12-bit single-ended mode

3.6.2 CMP and 6-bit DAC electrical specifications

Table 26. Comparator and 6-bit DAC electrical specifications


| Symbol | Description | Min. | Typ. | Max. | Unit |
|-------------------|---|-----------------|------|-----------------|------|
| V _{DD} | Supply voltage | 1.71 | — | 3.6 | V |
| I _{DDHS} | Supply current, high-speed mode (EN = 1, PMODE = 1) | — | — | 200 | μA |
| I _{DDL} | Supply current, low-speed mode (EN = 1, PMODE = 0) | — | — | 20 | μA |
| V _{AIN} | Analog input voltage | V _{SS} | — | V _{DD} | V |
| V _{AIO} | Analog input offset voltage | — | — | 20 | mV |
| V _H | Analog comparator hysteresis ¹ | — | 5 | — | mV |
| | | — | 10 | — | mV |

Table continues on the next page...

Table 26. Comparator and 6-bit DAC electrical specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit |
|-------------|--|----------------|------|------|------------------|
| | <ul style="list-style-type: none"> • CR0[HYSTCTR] = 10 • CR0[HYSTCTR] = 11 | — | 20 | — | mV |
| | | — | 30 | — | mV |
| V_{CMPOH} | Output high | $V_{DD} - 0.5$ | — | — | V |
| V_{CMPOI} | Output low | — | — | 0.5 | V |
| t_{DHS} | Propagation delay, high-speed mode (EN = 1, PMODE = 1) | 20 | 50 | 200 | ns |
| t_{DLS} | Propagation delay, low-speed mode (EN = 1, PMODE = 0) | 80 | 250 | 600 | ns |
| | Analog comparator initialization delay ² | — | — | 40 | μ s |
| I_{DAC6b} | 6-bit DAC current adder (enabled) | — | 7 | — | μ A |
| INL | 6-bit DAC integral non-linearity | -0.5 | — | 0.5 | LSB ³ |
| DNL | 6-bit DAC differential non-linearity | -0.3 | — | 0.3 | LSB |

1. Typical hysteresis is measured with input voltage range limited to 0.7 to $V_{DD} - 0.7$ V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
3. 1 LSB = $V_{reference}/64$


Figure 8. Typical hysteresis vs. V_{in} level ($V_{DD} = 3.3$ V, PMODE = 0)




Figure 9. Typical hysteresis vs. Vin level ($V_{DD} = 3.3\text{ V}$, $PMODE = 1$)

3.7 Timers

See [General switching specifications](#).

3.8 Communication interfaces

3.8.1 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

All timing is shown with respect to 20% V_{DD} and 80% V_{DD} thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

Table 27. SPI master mode timing on slew rate disabled pads

| Num. | Symbol | Description | Min. | Max. | Unit | Note |
|------|-------------|------------------------|-----------------------|--------------------------|-------------|------|
| 1 | f_{op} | Frequency of operation | $f_{periph}/2048$ | $f_{periph}/2$ | Hz | 1 |
| 2 | t_{SPSCK} | SPSCK period | $2 \times t_{periph}$ | $2048 \times t_{periph}$ | ns | 2 |
| 3 | t_{Lead} | Enable lead time | 1/2 | — | t_{SPSCK} | — |
| 4 | t_{Lag} | Enable lag time | 1/2 | — | t_{SPSCK} | — |

Table continues on the next page...

Table 29. SPI slave mode timing on slew rate disabled pads (continued)

| Num. | Symbol | Description | Min. | Max. | Unit | Note |
|------|--------------|--------------------------------|-------------------|-------------------|--------------|------|
| 4 | t_{Lag} | Enable lag time | 1 | — | t_{periph} | — |
| 5 | t_{WSPSCK} | Clock (SPSCK) high or low time | $t_{periph} - 30$ | — | ns | — |
| 6 | t_{SU} | Data setup time (inputs) | 2 | — | ns | — |
| 7 | t_{HI} | Data hold time (inputs) | 7 | — | ns | — |
| 8 | t_a | Slave access time | — | t_{periph} | ns | 3 |
| 9 | t_{dis} | Slave MISO disable time | — | t_{periph} | ns | 4 |
| 10 | t_v | Data valid (after SPSCK edge) | — | 22 | ns | — |
| 11 | t_{HO} | Data hold time (outputs) | 0 | — | ns | — |
| 12 | t_{RI} | Rise time input | — | $t_{periph} - 25$ | ns | — |
| | t_{FI} | Fall time input | | | | |
| 13 | t_{RO} | Rise time output | — | 25 | ns | — |
| | t_{FO} | Fall time output | | | | |

1. For SPI0, f_{periph} is the bus clock (f_{BUS}).
2. $t_{periph} = 1/f_{periph}$
3. Time to data active from high-impedance state
4. Hold time to high-impedance state

Table 30. SPI slave mode timing on slew rate enabled pads

| Num. | Symbol | Description | Min. | Max. | Unit | Note |
|------|--------------|--------------------------------|-----------------------|-------------------|--------------|------|
| 1 | f_{op} | Frequency of operation | 0 | $f_{periph}/4$ | Hz | 1 |
| 2 | t_{SPSCK} | SPSCK period | $4 \times t_{periph}$ | — | ns | 2 |
| 3 | t_{Lead} | Enable lead time | 1 | — | t_{periph} | — |
| 4 | t_{Lag} | Enable lag time | 1 | — | t_{periph} | — |
| 5 | t_{WSPSCK} | Clock (SPSCK) high or low time | $t_{periph} - 30$ | — | ns | — |
| 6 | t_{SU} | Data setup time (inputs) | 2 | — | ns | — |
| 7 | t_{HI} | Data hold time (inputs) | 7 | — | ns | — |
| 8 | t_a | Slave access time | — | t_{periph} | ns | 3 |
| 9 | t_{dis} | Slave MISO disable time | — | t_{periph} | ns | 4 |
| 10 | t_v | Data valid (after SPSCK edge) | — | 122 | ns | — |
| 11 | t_{HO} | Data hold time (outputs) | 0 | — | ns | — |
| 12 | t_{RI} | Rise time input | — | $t_{periph} - 25$ | ns | — |
| | t_{FI} | Fall time input | | | | |
| 13 | t_{RO} | Rise time output | — | 36 | ns | — |
| | t_{FO} | Fall time output | | | | |

1. For SPI0, f_{periph} is the bus clock (f_{BUS}).
2. $t_{periph} = 1/f_{periph}$
3. Time to data active from high-impedance state
4. Hold time to high-impedance state




Figure 12. SPI slave mode timing (CPHA = 0)




Figure 13. SPI slave mode timing (CPHA = 1)

| 48 LQFP | 32 QFN | 32 LQFP | 24 QFN | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 |
|------------|-----------|------------|-----------|----------------------------------|-----------------------|------------------------|----------------------------------|------------|------------|
| 33 | 21 | 21 | — | PTA10/ IRQ_12 | DISABLED | DISABLED | PTA10/ IRQ_12 | | |
| 34 | 22 | 22 | — | PTA11/ IRQ_13 | DISABLED | DISABLED | PTA11/ IRQ_13 | | |
| 35 | 23 | 23 | 17 | PTB3/ IRQ_14 | DISABLED | DISABLED | PTB3/ IRQ_14 | I2C0_SCL | UART0_TX |
| 36 | 24 | 24 | 18 | PTB4/ IRQ_15/ LLWU_P6 | DISABLED | DISABLED | PTB4/ IRQ_15/ LLWU_P6 | I2C0_SDA | UART0_RX |
| 37 | 25 | 25 | 19 | PTB5/ IRQ_16 | NMI_b | ADC0_SE1/ CMP0_IN1 | PTB5/ IRQ_16 | TPM1_CH1 | NMI_b |
| 38 | 26 | 26 | 20 | PTA12/ IRQ_17/ LPTMR0_ALT2 | ADC0_SE0/ CMP0_IN0 | ADC0_SE0/ CMP0_IN0 | PTA12/ IRQ_17/ LPTMR0_ALT2 | TPM1_CH0 | TPM_CLKIN0 |
| 39 | 27 | 27 | — | PTA13 | DISABLED | DISABLED | PTA13 | | |
| 40 | 28 | 28 | — | PTB12 | DISABLED | DISABLED | PTB12 | | |
| 41 | — | — | — | PTA19 | DISABLED | DISABLED | PTA19 | | SPI0_SS_b |
| 42 | — | — | — | PTB15 | DISABLED | DISABLED | PTB15 | SPI0_MOSI | SPI0_MISO |
| 43 | — | — | — | PTB16 | DISABLED | DISABLED | PTB16 | SPI0_MISO | SPI0_MOSI |
| 44 | — | — | — | PTB17 | DISABLED | DISABLED | PTB17 | TPM_CLKIN1 | SPI0_SCK |
| 45 | 29 | 29 | 21 | PTB13 | ADC0_SE13 | ADC0_SE13 | PTB13 | TPM1_CH1 | RTC_CLKOUT |
| 46 | 30 | 30 | 22 | PTA0/ IRQ_0/ LLWU_P7 | SWD_CLK | ADC0_SE12/ CMP0_IN2 | PTA0/ IRQ_0/ LLWU_P7 | TPM1_CH0 | SWD_CLK |
| 47 | 31 | 31 | 23 | PTA1/ IRQ_1/ LPTMR0_ALT1 | RESET_b | DISABLED | PTA1/ IRQ_1/ LPTMR0_ALT1 | TPM_CLKIN0 | RESET_b |
| 48 | 32 | 32 | 24 | PTA2 | SWD_DIO | DISABLED | PTA2 | CMP0_OUT | SWD_DIO |

5.2 KL04 pinouts

The following figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see [KL04 signal multiplexing and pin assignments](#).




Figure 15. KL04 48-pin LQFP pinout diagram




Figure 18. KL04 24-pin QFN pinout diagram

6 Ordering parts

6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: PKL04 and MKL04

7 Part identification

Table 33. Typical value conditions

| Symbol | Description | Value | Unit |
|----------|----------------------|-------|------|
| T_A | Ambient temperature | 25 | °C |
| V_{DD} | 3.3 V supply voltage | 3.3 | V |

9 Revision history

The following table provides a revision history for this document.

Table 34. Revision history

| Rev. No. | Date | Substantial Changes |
|----------|---------|--|
| 2 | 9/2012 | Initial public release. |
| 3 | 11/2012 | Completed all the TBDs. |
| 4 | 3/2014 | <ul style="list-style-type: none"> Updated the front page and restructured the chapters Added a note to the I_{LAT} in the ESD handling ratings Updated Voltage and current operating ratings Added V_{ODPU} in the Voltage and current operating requirements Updated Voltage and current operating behaviors Updated Power mode transition operating behaviors Updated Power consumption operating behaviors Updated Capacitance attributes Updated footnote in the Device clock specifications Updated t_{ersall} in the Flash timing specifications — commands Updated Temp sensor slope and voltage and added a note to them in the 12-bit ADC electrical characteristics Removed T_A in the 12-bit DAC operating requirements Added Inter-Integrated Circuit Interface (I2C) timing |

How to Reach Us:

Home Page:

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, Energy Efficient Solutions logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex-M0+ are the registered trademarks of ARM Limited.

© 2012-2014 Freescale Semiconductor, Inc.