




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                         |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                  |
| Core Processor             | ARM® Cortex®-M0+                                                                                                                                        |
| Core Size                  | 32-Bit Single-Core                                                                                                                                      |
| Speed                      | 48MHz                                                                                                                                                   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                                                                                                                       |
| Peripherals                | Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT                                                                                                         |
| Number of I/O              | 41                                                                                                                                                      |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                   |
| EEPROM Size                | -                                                                                                                                                       |
| RAM Size                   | 4K x 8                                                                                                                                                  |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                            |
| Data Converters            | A/D 14x12b                                                                                                                                              |
| Oscillator Type            | Internal                                                                                                                                                |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                      |
| Mounting Type              | Surface Mount                                                                                                                                           |
| Package / Case             | 48-LQFP                                                                                                                                                 |
| Supplier Device Package    | 48-LQFP (7x7)                                                                                                                                           |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl04z32vlf4">https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl04z32vlf4</a> |

### Ordering Information

| Part Number  | Memory     |           | Maximum number of I/O's |
|--------------|------------|-----------|-------------------------|
|              | Flash (KB) | SRAM (KB) |                         |
| MKL04Z8VFK4  | 8          | 1         | 22                      |
| MKL04Z16VFK4 | 16         | 2         | 22                      |
| MKL04Z32VFK4 | 32         | 4         | 22                      |
| MKL04Z8VLC4  | 8          | 1         | 28                      |
| MKL04Z16VLC4 | 16         | 2         | 28                      |
| MKL04Z32VLC4 | 32         | 4         | 28                      |
| MKL04Z8VFM4  | 8          | 1         | 28                      |
| MKL04Z16VFM4 | 16         | 2         | 28                      |
| MKL04Z32VFM4 | 32         | 4         | 28                      |
| MKL04Z16VLF4 | 16         | 2         | 41                      |
| MKL04Z32VLF4 | 32         | 4         | 41                      |

### Related Resources

| Type             | Description                                                                                                                      |
|------------------|----------------------------------------------------------------------------------------------------------------------------------|
| Selector Guide   | The Freescale Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector. |
| Product Brief    | The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.   |
| Reference Manual | The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.                 |
| Data Sheet       | The Data Sheet includes electrical characteristics and signal connections.                                                       |
| Chip Errata      | The chip mask set Errata provides additional or corrective information for a particular device mask set.                         |
| Package drawing  | Package dimensions are provided in package drawings.                                                                             |

# Table of Contents

|                                                        |    |                                                                  |    |
|--------------------------------------------------------|----|------------------------------------------------------------------|----|
| 1 Ratings.....                                         | 4  | 3.6.1 ADC electrical specifications.....                         | 25 |
| 1.1 Thermal handling ratings.....                      | 4  | 3.6.2 CMP and 6-bit DAC electrical specifications.....           | 28 |
| 1.2 Moisture handling ratings.....                     | 4  | 3.7 Timers.....                                                  | 30 |
| 1.3 ESD handling ratings.....                          | 4  | 3.8 Communication interfaces.....                                | 30 |
| 1.4 Voltage and current operating ratings.....         | 4  | 3.8.1 SPI switching specifications.....                          | 30 |
| 2 General.....                                         | 5  | 3.8.2 Inter-Integrated Circuit Interface (I2C) timing.....       | 34 |
| 2.1 AC electrical characteristics.....                 | 5  | 3.8.3 UART.....                                                  | 36 |
| 2.2 Nonswitching electrical specifications.....        | 5  | 4 Dimensions.....                                                | 36 |
| 2.2.1 Voltage and current operating requirements.....  | 5  | 4.1 Obtaining package dimensions.....                            | 36 |
| 2.2.2 LVD and POR operating requirements.....          | 6  | 5 Pinout.....                                                    | 36 |
| 2.2.3 Voltage and current operating behaviors.....     | 7  | 5.1 KL04 signal multiplexing and pin assignments.....            | 36 |
| 2.2.4 Power mode transition operating behaviors.....   | 8  | 5.2 KL04 pinouts.....                                            | 38 |
| 2.2.5 Power consumption operating behaviors.....       | 9  | 6 Ordering parts.....                                            | 42 |
| 2.2.6 EMC performance.....                             | 15 | 6.1 Determining valid orderable parts.....                       | 42 |
| 2.2.7 Capacitance attributes.....                      | 16 | 7 Part identification.....                                       | 42 |
| 2.3 Switching specifications.....                      | 16 | 7.1 Description.....                                             | 42 |
| 2.3.1 Device clock specifications.....                 | 16 | 7.2 Format.....                                                  | 43 |
| 2.3.2 General switching specifications.....            | 17 | 7.3 Fields.....                                                  | 43 |
| 2.4 Thermal specifications.....                        | 17 | 7.4 Example.....                                                 | 43 |
| 2.4.1 Thermal operating requirements.....              | 17 | 8 Terminology and guidelines.....                                | 44 |
| 2.4.2 Thermal attributes.....                          | 17 | 8.1 Definition: Operating requirement.....                       | 44 |
| 3 Peripheral operating requirements and behaviors..... | 18 | 8.2 Definition: Operating behavior.....                          | 44 |
| 3.1 Core modules.....                                  | 18 | 8.3 Definition: Attribute.....                                   | 44 |
| 3.1.1 SWD electricals .....                            | 18 | 8.4 Definition: Rating.....                                      | 45 |
| 3.2 System modules.....                                | 19 | 8.5 Result of exceeding a rating.....                            | 45 |
| 3.3 Clock modules.....                                 | 20 | 8.6 Relationship between ratings and operating requirements..... | 45 |
| 3.3.1 MCG specifications.....                          | 20 | 8.7 Guidelines for ratings and operating requirements.....       | 46 |
| 3.3.2 Oscillator electrical specifications.....        | 21 | 8.8 Definition: Typical value.....                               | 46 |
| 3.4 Memories and memory interfaces.....                | 23 | 8.9 Typical value conditions.....                                | 47 |
| 3.4.1 Flash electrical specifications.....             | 23 | 9 Revision history.....                                          | 48 |
| 3.5 Security and integrity modules.....                | 25 |                                                                  |    |
| 3.6 Analog.....                                        | 25 |                                                                  |    |

# 1 Ratings

## 1.1 Thermal handling ratings

Table 1. Thermal handling ratings

| Symbol           | Description                   | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | −55  | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | —    | 260  | °C   | 2     |

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.2 Moisture handling ratings

Table 2. Moisture handling ratings

| Symbol | Description                | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL    | Moisture sensitivity level | —    | 3    | —    | 1     |

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

## 1.3 ESD handling ratings

Table 3. ESD handling ratings

| Symbol           | Description                                           | Min.  | Max.  | Unit | Notes |
|------------------|-------------------------------------------------------|-------|-------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | −2000 | +2000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model | −500  | +500  | V    | 2     |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of 105 °C     | −100  | +100  | mA   | 3     |

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.

**Table 9. Power consumption operating behaviors (continued)**

| Symbol                | Description                                                                                                                                                                                                                         | Min. | Typ.  | Max. <sup>1</sup> | Unit | Notes |
|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-------|-------------------|------|-------|
|                       | <ul style="list-style-type: none"> <li>• at 25 °C</li> <li>• at 50 °C</li> <li>• at 70 °C</li> <li>• at 85 °C</li> <li>• at 105 °C</li> </ul>                                                                                       | —    | 1.72  | 2.01              | μA   |       |
| I <sub>DD_VLLS3</sub> | Very-low-leakage stop mode 3 current <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25 °C</li> <li>• at 50 °C</li> <li>• at 70 °C</li> <li>• at 85 °C</li> <li>• at 105 °C</li> </ul>                              | —    | 1.16  | 1.36              | μA   |       |
|                       |                                                                                                                                                                                                                                     | —    | 1.78  | 2.27              |      |       |
|                       |                                                                                                                                                                                                                                     | —    | 3.23  | 4.38              |      |       |
|                       |                                                                                                                                                                                                                                     | —    | 5.57  | 7.53              |      |       |
|                       |                                                                                                                                                                                                                                     | —    | 14.80 | 19.74             |      |       |
| I <sub>DD_VLLS1</sub> | Very-low-leakage stop mode 1 current <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25 °C</li> <li>• at 50 °C</li> <li>• at 70 °C</li> <li>• at 85 °C</li> <li>• at 105 °C</li> </ul>                              | —    | 0.64  | 0.81              | μA   |       |
|                       |                                                                                                                                                                                                                                     | —    | 1.14  | 1.50              |      |       |
|                       |                                                                                                                                                                                                                                     | —    | 2.35  | 3.20              |      |       |
|                       |                                                                                                                                                                                                                                     | —    | 4.37  | 5.80              |      |       |
|                       |                                                                                                                                                                                                                                     | —    | 12.40 | 16.13             |      |       |
| I <sub>DD_VLLS0</sub> | Very-low-leakage stop mode 0 current<br>(SMC_STOPCTRL[PORPO] = 0) <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25 °C</li> <li>• at 50 °C</li> <li>• at 70 °C</li> <li>• at 85 °C</li> <li>• at 105 °C</li> </ul> | —    | 0.38  | 0.54              | μA   |       |
|                       |                                                                                                                                                                                                                                     | —    | 0.88  | 1.23              |      |       |
|                       |                                                                                                                                                                                                                                     | —    | 2.10  | 2.95              |      |       |
|                       |                                                                                                                                                                                                                                     | —    | 4.14  | 5.59              |      |       |
|                       |                                                                                                                                                                                                                                     | —    | 12.00 | 15.73             |      |       |
| I <sub>DD_VLLS0</sub> | Very-low-leakage stop mode 0 current<br>(SMC_STOPCTRL[PORPO] = 1) <ul style="list-style-type: none"> <li>• at 3.0 V</li> <li>• at 25 °C</li> <li>• at 50 °C</li> <li>• at 70 °C</li> <li>• at 85 °C</li> <li>• at 105 °C</li> </ul> | —    | 0.30  | 0.45              | μA   | 6     |
|                       |                                                                                                                                                                                                                                     | —    | 0.79  | 1.12              |      |       |
|                       |                                                                                                                                                                                                                                     | —    | 2.01  | 2.82              |      |       |
|                       |                                                                                                                                                                                                                                     | —    | 4.05  | 5.45              |      |       |
|                       |                                                                                                                                                                                                                                     | —    | 11.96 | 15.63             |      |       |

1. Data based on characterization results.

2. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
3. MCG configured for FEI mode.
4. Incremental current consumption from peripheral activity is not included.
5. MCG configured for BLPI mode.
6. No brownout

**Table 10. Low power mode peripheral adders — typical value**

| Symbol                     | Description                                                                                                                                                                                                                                                                                                                                   | Temperature (°C) |     |     |     |     |     | Unit |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-----|-----|-----|-----|-----|------|
|                            |                                                                                                                                                                                                                                                                                                                                               | -40              | 25  | 50  | 70  | 85  | 105 |      |
| I <sub>IREFSTEN4MHz</sub>  | 4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.                                                                                                                                                                                                                                    | 56               | 56  | 56  | 56  | 56  | 56  | μA   |
| I <sub>IREFSTEN32KHz</sub> | 32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.                                                                                                                                                                                                                                      | 52               | 52  | 52  | 52  | 52  | 52  | μA   |
| I <sub>EREFSTEN4MHz</sub>  | External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.                                                                                                                                                                                                                                          | 206              | 228 | 237 | 245 | 251 | 258 | uA   |
| I <sub>EREFSTEN32KHz</sub> | External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.<br><ul style="list-style-type: none"> <li>• VLLS1</li> <li>• VLLS3</li> <li>• LLS</li> <li>• VLPS</li> <li>• STOP</li> </ul>                                                                | 440              | 490 | 540 | 560 | 570 | 580 | nA   |
|                            |                                                                                                                                                                                                                                                                                                                                               | 440              | 490 | 540 | 560 | 570 | 580 |      |
|                            |                                                                                                                                                                                                                                                                                                                                               | 490              | 490 | 540 | 560 | 570 | 680 |      |
|                            |                                                                                                                                                                                                                                                                                                                                               | 510              | 560 | 560 | 560 | 610 | 680 |      |
|                            |                                                                                                                                                                                                                                                                                                                                               | 510              | 560 | 560 | 560 | 610 | 680 |      |
| I <sub>CMP</sub>           | CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.                                                                                                                                                         | 22               | 22  | 22  | 22  | 22  | 22  | μA   |
| I <sub>RTC</sub>           | RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption.                                                                                                    | 432              | 357 | 388 | 475 | 532 | 810 | nA   |
| I <sub>UART</sub>          | UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.<br><ul style="list-style-type: none"> <li>• MCGIRCLK (4 MHz internal reference clock)</li> <li>• OSCERCLK (4 MHz external crystal)</li> </ul> | 66               | 66  | 66  | 66  | 66  | 66  | μA   |
|                            |                                                                                                                                                                                                                                                                                                                                               | 214              | 237 | 246 | 254 | 260 | 268 |      |

Table continues on the next page...

**Table 15. Thermal attributes (continued)**

| Board type        | Symbol          | Description                                                                                     | 48 LQFP | 32 LQFP | 32 QFN | 24 QFN | Unit | Notes |
|-------------------|-----------------|-------------------------------------------------------------------------------------------------|---------|---------|--------|--------|------|-------|
| Single-layer (1S) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 70      | 74      | 81     | 92     | °C/W |       |
| Four-layer (2s2p) | $R_{\theta JA}$ | Thermal resistance, junction to ambient (200 ft./min. air speed)                                | 52      | 52      | 28     | 36     | °C/W |       |
| —                 | $R_{\theta JB}$ | Thermal resistance, junction to board                                                           | 36      | 35      | 13     | 18     | °C/W | 2     |
| —                 | $R_{\theta JC}$ | Thermal resistance, junction to case                                                            | 27      | 26      | 2.3    | 3.7    | °C/W | 3     |
| —                 | $\Psi_{JT}$     | Thermal characterization parameter, junction to package top outside center (natural convection) | 8       | 8       | 8      | 10     | °C/W | 4     |

1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*.

## 3 Peripheral operating requirements and behaviors

### 3.1 Core modules

#### 3.1.1 SWD electricals


**Table 16. SWD full voltage range electricals**

| Symbol | Description                                                                                        | Min. | Max. | Unit |
|--------|----------------------------------------------------------------------------------------------------|------|------|------|
|        | Operating voltage                                                                                  | 1.71 | 3.6  | V    |
| J1     | SWD_CLK frequency of operation <ul style="list-style-type: none"> <li>Serial wire debug</li> </ul> | 0    | 25   | MHz  |
| J2     | SWD_CLK cycle period                                                                               | 1/J1 | —    | ns   |
| J3     | SWD_CLK clock pulse width                                                                          |      |      |      |


Table continues on the next page...

**Table 16. SWD full voltage range electricals (continued)**

| Symbol | Description                                     | Min. | Max. | Unit |
|--------|-------------------------------------------------|------|------|------|
|        | • Serial wire debug                             | 20   | —    | ns   |
| J4     | SWD_CLK rise and fall times                     | —    | 3    | ns   |
| J9     | SWD_DIO input data setup time to SWD_CLK rise   | 10   | —    | ns   |
| J10    | SWD_DIO input data hold time after SWD_CLK rise | 0    | —    | ns   |
| J11    | SWD_CLK high to SWD_DIO data valid              | —    | 32   | ns   |
| J12    | SWD_CLK high to SWD_DIO high-Z                  | 5    | —    | ns   |



**Figure 4. Serial wire clock input timing**



**Figure 5. Serial wire data timing**

**Table 18. Oscillator DC electrical specifications (continued)**

| Symbol                | Description                                                                                      | Min. | Typ.     | Max. | Unit | Notes |
|-----------------------|--------------------------------------------------------------------------------------------------|------|----------|------|------|-------|
|                       | <ul style="list-style-type: none"> <li>• 24 MHz</li> <li>• 32 MHz</li> </ul>                     |      |          |      |      |       |
| $C_x$                 | EXTAL load capacitance                                                                           | —    | —        | —    |      | 2, 3  |
| $C_y$                 | XTAL load capacitance                                                                            | —    | —        | —    |      | 2, 3  |
| $R_F$                 | Feedback resistor — low-frequency, low-power mode (HGO=0)                                        | —    | —        | —    | MΩ   | 2, 4  |
|                       | Feedback resistor — low-frequency, high-gain mode (HGO=1)                                        | —    | 10       | —    | MΩ   |       |
|                       | Feedback resistor — high-frequency, low-power mode (HGO=0)                                       | —    | —        | —    | MΩ   |       |
|                       | Feedback resistor — high-frequency, high-gain mode (HGO=1)                                       | —    | 1        | —    | MΩ   |       |
| $R_S$                 | Series resistor — low-frequency, low-power mode (HGO=0)                                          | —    | —        | —    | kΩ   |       |
|                       | Series resistor — low-frequency, high-gain mode (HGO=1)                                          | —    | 200      | —    | kΩ   |       |
|                       | Series resistor — high-frequency, low-power mode (HGO=0)                                         | —    | —        | —    | kΩ   |       |
|                       | Series resistor — high-frequency, high-gain mode (HGO=1)                                         | —    | 0        | —    | kΩ   |       |
| $V_{pp}$ <sup>5</sup> | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)  | —    | 0.6      | —    | V    |       |
|                       | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)  | —    | $V_{DD}$ | —    | V    |       |
|                       | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0) | —    | 0.6      | —    | V    |       |
|                       | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1) | —    | $V_{DD}$ | —    | V    |       |

1.  $V_{DD}$ =3.3 V, Temperature =25 °C
2. See crystal or resonator manufacturer's recommendation
3.  $C_x, C_y$  can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
4. When low power mode is selected,  $R_F$  is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

### 3.3.2.2 Oscillator frequency specifications

**Table 19. Oscillator frequency specifications**

| Symbol           | Description                                                                                     | Min. | Typ. | Max. | Unit | Notes |
|------------------|-------------------------------------------------------------------------------------------------|------|------|------|------|-------|
| $f_{osc\_lo}$    | Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)               | 32   | —    | 40   | kHz  |       |
| $f_{osc\_hi\_1}$ | Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)  | 3    | —    | 8    | MHz  |       |
| $f_{osc\_hi\_2}$ | Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x) | 8    | —    | 32   | MHz  |       |
| $f_{ec\_extal}$  | Input clock frequency (external clock mode)                                                     | —    | —    | 48   | MHz  | 1, 2  |
| $t_{dc\_extal}$  | Input clock duty cycle (external clock mode)                                                    | 40   | 50   | 60   | %    |       |
| $t_{cst}$        | Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)                             | —    | —    | —    | ms   | 3, 4  |
|                  | Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)                             | —    | —    | —    | ms   |       |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)          | —    | 0.6  | —    | ms   |       |
|                  | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)          | —    | 1    | —    | ms   |       |

1. Other frequency limits may apply when external clock is being used as a reference for the FLL
2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

## 3.4 Memories and memory interfaces

### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

#### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Table 23. NVM reliability specifications (continued)**

| Symbol                  | Description                            | Min. | Typ. <sup>1</sup> | Max. | Unit   | Notes |
|-------------------------|----------------------------------------|------|-------------------|------|--------|-------|
| $t_{\text{nvmretp10k}}$ | Data retention after up to 10 K cycles | 5    | 50                | —    | years  |       |
| $t_{\text{nvmretp1k}}$  | Data retention after up to 1 K cycles  | 20   | 100               | —    | years  |       |
| $n_{\text{nvmcycp}}$    | Cycling endurance                      | 10 K | 50 K              | —    | cycles | 2     |

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at  $-40\text{ °C} \leq T_j \leq 125\text{ °C}$ .

## 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 3.6 Analog

### 3.6.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

#### 3.6.1.1 12-bit ADC operating conditions

**Table 24. 12-bit ADC operating conditions**


| Symbol                  | Description                | Conditions                                                    | Min.              | Typ. <sup>1</sup> | Max.              | Unit | Notes |
|-------------------------|----------------------------|---------------------------------------------------------------|-------------------|-------------------|-------------------|------|-------|
| $V_{\text{DDA}}$        | Supply voltage             | Absolute                                                      | 1.71              | —                 | 3.6               | V    |       |
| $\Delta V_{\text{DDA}}$ | Supply voltage             | Delta to $V_{\text{DD}}$ ( $V_{\text{DD}} - V_{\text{DDA}}$ ) | -100              | 0                 | +100              | mV   | 2     |
| $\Delta V_{\text{SSA}}$ | Ground voltage             | Delta to $V_{\text{SS}}$ ( $V_{\text{SS}} - V_{\text{SSA}}$ ) | -100              | 0                 | +100              | mV   | 2     |
| $V_{\text{REFH}}$       | ADC reference voltage high |                                                               | 1.13              | $V_{\text{DDA}}$  | $V_{\text{DDA}}$  | V    | 3     |
| $V_{\text{REFL}}$       | ADC reference voltage low  |                                                               | $V_{\text{SSA}}$  | $V_{\text{SSA}}$  | $V_{\text{SSA}}$  | V    | 3     |
| $V_{\text{ADIN}}$       | Input voltage              |                                                               | $V_{\text{REFL}}$ | —                 | $V_{\text{REFH}}$ | V    |       |
| $C_{\text{ADIN}}$       | Input capacitance          | • 8-bit / 10-bit / 12-bit modes                               | —                 | 4                 | 5                 | pF   |       |
| $R_{\text{ADIN}}$       | Input series resistance    |                                                               | —                 | 2                 | 5                 | kΩ   |       |

Table continues on the next page...

**Table 24. 12-bit ADC operating conditions (continued)**

| Symbol     | Description                         | Conditions                                                                                                     | Min.   | Typ. <sup>1</sup> | Max.    | Unit       | Notes |
|------------|-------------------------------------|----------------------------------------------------------------------------------------------------------------|--------|-------------------|---------|------------|-------|
| $R_{AS}$   | Analog source resistance (external) | 12-bit modes<br>$f_{ADCK} < 4 \text{ MHz}$                                                                     | —      | —                 | 5       | k $\Omega$ | 4     |
| $f_{ADCK}$ | ADC conversion clock frequency      | $\leq$ 12-bit mode                                                                                             | 1.0    | —                 | 18.0    | MHz        | 5     |
| $C_{rate}$ | ADC conversion rate                 | $\leq$ 12-bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 20.000 | —                 | 818.330 | Ksps       | 6     |

1. Typical values assume  $V_{DDA} = 3.0 \text{ V}$ ,  $\text{Temp} = 25^\circ\text{C}$ ,  $f_{ADCK} = 1.0 \text{ MHz}$ , unless otherwise stated. Typical values are for reference only, and are not tested in production.
2. DC potential difference.
3. For packages without dedicated VREFH and VREFL pins,  $V_{REFH}$  is internally tied to  $V_{DDA}$ , and  $V_{REFL}$  is internally tied to  $V_{SSA}$ .
4. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had  $< 8 \Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to  $< 1 \text{ ns}$ .
5. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
6. For guidelines and examples of conversion rate calculation, download the [ADC calculator tool](#).



**Figure 6. ADC input impedance equivalency diagram**

### 3.6.1.2 12-bit ADC electrical characteristics

**Table 25. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

| Symbol               | Description                   | Conditions <sup>1</sup>                                                                                                                                     | Min.                              | Typ. <sup>2</sup>        | Max.                         | Unit                     | Notes                                                                                               |
|----------------------|-------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|--------------------------|------------------------------|--------------------------|-----------------------------------------------------------------------------------------------------|
| I <sub>DDA_ADC</sub> | Supply current                |                                                                                                                                                             | 0.215                             | —                        | 1.7                          | mA                       | 3                                                                                                   |
| f <sub>ADACK</sub>   | ADC asynchronous clock source | <ul style="list-style-type: none"><li>ADLPC = 1, ADHSC = 0</li><li>ADLPC = 1, ADHSC = 1</li><li>ADLPC = 0, ADHSC = 0</li><li>ADLPC = 0, ADHSC = 1</li></ul> | 1.2<br>2.4<br>3.0<br>4.4          | 2.4<br>4.0<br>5.2<br>6.2 | 3.9<br>6.1<br>7.3<br>9.5     | MHz<br>MHz<br>MHz<br>MHz | t <sub>ADACK</sub> = 1/f <sub>ADACK</sub>                                                           |
|                      | Sample Time                   | See Reference Manual chapter for sample times                                                                                                               |                                   |                          |                              |                          |                                                                                                     |
| TUE                  | Total unadjusted error        | <ul style="list-style-type: none"><li>12-bit modes</li><li>&lt;12-bit modes</li></ul>                                                                       | —<br>—                            | ±4<br>±1.4               | ±6.8<br>±2.1                 | LSB <sup>4</sup>         | 5                                                                                                   |
| DNL                  | Differential non-linearity    | <ul style="list-style-type: none"><li>12-bit modes</li><li>&lt;12-bit modes</li></ul>                                                                       | —<br>—                            | ±0.7<br>±0.2             | −1.1 to +1.9<br>−0.3 to 0.5  | LSB <sup>4</sup>         | 5                                                                                                   |
| INL                  | Integral non-linearity        | <ul style="list-style-type: none"><li>12-bit modes</li><li>&lt;12-bit modes</li></ul>                                                                       | —<br>—                            | ±1.0<br>±0.5             | −2.7 to +1.9<br>−0.7 to +0.5 | LSB <sup>4</sup>         | 5                                                                                                   |
| E <sub>FS</sub>      | Full-scale error              | <ul style="list-style-type: none"><li>12-bit modes</li><li>&lt;12-bit modes</li></ul>                                                                       | —<br>—                            | −4<br>−1.4               | −5.4<br>−1.8                 | LSB <sup>4</sup>         | V <sub>ADIN</sub> = V <sub>DDA</sub> <sup>5</sup>                                                   |
| E <sub>Q</sub>       | Quantization error            | <ul style="list-style-type: none"><li>12-bit modes</li></ul>                                                                                                | —                                 | —                        | ±0.5                         | LSB <sup>4</sup>         |                                                                                                     |
| E <sub>IL</sub>      | Input leakage error           |                                                                                                                                                             | I <sub>IN</sub> × R <sub>AS</sub> |                          |                              | mV                       | I <sub>IN</sub> = leakage current<br><br>(refer to the MCU's voltage and current operating ratings) |
|                      | Temp sensor slope             | Across the full temperature range of the device                                                                                                             | 1.55                              | 1.62                     | 1.69                         | mV/°C                    | 6                                                                                                   |
| V <sub>TEMP25</sub>  | Temp sensor voltage           | 25 °C                                                                                                                                                       | 706                               | 716                      | 726                          | mV                       | 6                                                                                                   |


1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$

2. Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25 °C,  $f_{ADCK} = 2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

**Table 26. Comparator and 6-bit DAC electrical specifications (continued)**

| Symbol      | Description                                                                                    | Min.           | Typ. | Max. | Unit             |
|-------------|------------------------------------------------------------------------------------------------|----------------|------|------|------------------|
|             | <ul style="list-style-type: none"> <li>CR0[HYSTCTR] = 10</li> <li>CR0[HYSTCTR] = 11</li> </ul> | —              | 20   | —    | mV               |
|             |                                                                                                | —              | 30   | —    | mV               |
| $V_{CMPOH}$ | Output high                                                                                    | $V_{DD} - 0.5$ | —    | —    | V                |
| $V_{CMPOI}$ | Output low                                                                                     | —              | —    | 0.5  | V                |
| $t_{DHS}$   | Propagation delay, high-speed mode (EN = 1, PMODE = 1)                                         | 20             | 50   | 200  | ns               |
| $t_{DLS}$   | Propagation delay, low-speed mode (EN = 1, PMODE = 0)                                          | 80             | 250  | 600  | ns               |
|             | Analog comparator initialization delay <sup>2</sup>                                            | —              | —    | 40   | μs               |
| $I_{DAC6b}$ | 6-bit DAC current adder (enabled)                                                              | —              | 7    | —    | μA               |
| INL         | 6-bit DAC integral non-linearity                                                               | −0.5           | —    | 0.5  | LSB <sup>3</sup> |
| DNL         | 6-bit DAC differential non-linearity                                                           | −0.3           | —    | 0.3  | LSB              |

1. Typical hysteresis is measured with input voltage range limited to 0.7 to  $V_{DD} - 0.7$  V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
3. 1 LSB =  $V_{reference}/64$


**Figure 8. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3$  V, PMODE = 0)**

**Table 27. SPI master mode timing on slew rate disabled pads (continued)**


| Num. | Symbol       | Description                    | Min.              | Max.                     | Unit | Note |
|------|--------------|--------------------------------|-------------------|--------------------------|------|------|
| 5    | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{periph} - 30$ | $1024 \times t_{periph}$ | ns   | —    |
| 6    | $t_{SU}$     | Data setup time (inputs)       | 16                | —                        | ns   | —    |
| 7    | $t_{HI}$     | Data hold time (inputs)        | 0                 | —                        | ns   | —    |
| 8    | $t_v$        | Data valid (after SPSCK edge)  | —                 | 10                       | ns   | —    |
| 9    | $t_{HO}$     | Data hold time (outputs)       | 0                 | —                        | ns   | —    |
| 10   | $t_{RI}$     | Rise time input                | —                 | $t_{periph} - 25$        | ns   | —    |
|      | $t_{FI}$     | Fall time input                |                   |                          |      |      |
| 11   | $t_{RO}$     | Rise time output               | —                 | 25                       | ns   | —    |
|      | $t_{FO}$     | Fall time output               |                   |                          |      |      |

1. For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).
2.  $t_{periph} = 1/f_{periph}$

**Table 28. SPI master mode timing on slew rate enabled pads**


| Num. | Symbol       | Description                    | Min.                  | Max.                     | Unit        | Note |
|------|--------------|--------------------------------|-----------------------|--------------------------|-------------|------|
| 1    | $f_{op}$     | Frequency of operation         | $f_{periph}/2048$     | $f_{periph}/2$           | Hz          | 1    |
| 2    | $t_{SPSCK}$  | SPSCK period                   | $2 \times t_{periph}$ | $2048 \times t_{periph}$ | ns          | 2    |
| 3    | $t_{Lead}$   | Enable lead time               | 1/2                   | —                        | $t_{SPSCK}$ | —    |
| 4    | $t_{Lag}$    | Enable lag time                | 1/2                   | —                        | $t_{SPSCK}$ | —    |
| 5    | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{periph} - 30$     | $1024 \times t_{periph}$ | ns          | —    |
| 6    | $t_{SU}$     | Data setup time (inputs)       | 96                    | —                        | ns          | —    |
| 7    | $t_{HI}$     | Data hold time (inputs)        | 0                     | —                        | ns          | —    |
| 8    | $t_v$        | Data valid (after SPSCK edge)  | —                     | 52                       | ns          | —    |
| 9    | $t_{HO}$     | Data hold time (outputs)       | 0                     | —                        | ns          | —    |
| 10   | $t_{RI}$     | Rise time input                | —                     | $t_{periph} - 25$        | ns          | —    |
|      | $t_{FI}$     | Fall time input                |                       |                          |             |      |
| 11   | $t_{RO}$     | Rise time output               | —                     | 36                       | ns          | —    |
|      | $t_{FO}$     | Fall time output               |                       |                          |             |      |

1. For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).
2.  $t_{periph} = 1/f_{periph}$



1. If configured as an output.
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 10. SPI master mode timing (CPHA = 0)**



1. If configured as output
2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

**Figure 11. SPI master mode timing (CPHA = 1)**

**Table 29. SPI slave mode timing on slew rate disabled pads**

| Num. | Symbol       | Description            | Min.                  | Max.           | Unit         | Note |
|------|--------------|------------------------|-----------------------|----------------|--------------|------|
| 1    | $f_{op}$     | Frequency of operation | 0                     | $f_{periph}/4$ | Hz           | 1    |
| 2    | $t_{SPSCCK}$ | SPSCCK period          | $4 \times t_{periph}$ | —              | ns           | 2    |
| 3    | $t_{Lead}$   | Enable lead time       | 1                     | —              | $t_{periph}$ | —    |

Table continues on the next page...

**Table 29. SPI slave mode timing on slew rate disabled pads (continued)**

| Num. | Symbol       | Description                    | Min.              | Max.              | Unit         | Note |
|------|--------------|--------------------------------|-------------------|-------------------|--------------|------|
| 4    | $t_{Lag}$    | Enable lag time                | 1                 | —                 | $t_{periph}$ | —    |
| 5    | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{periph} - 30$ | —                 | ns           | —    |
| 6    | $t_{SU}$     | Data setup time (inputs)       | 2                 | —                 | ns           | —    |
| 7    | $t_{HI}$     | Data hold time (inputs)        | 7                 | —                 | ns           | —    |
| 8    | $t_a$        | Slave access time              | —                 | $t_{periph}$      | ns           | 3    |
| 9    | $t_{dis}$    | Slave MISO disable time        | —                 | $t_{periph}$      | ns           | 4    |
| 10   | $t_v$        | Data valid (after SPSCK edge)  | —                 | 22                | ns           | —    |
| 11   | $t_{HO}$     | Data hold time (outputs)       | 0                 | —                 | ns           | —    |
| 12   | $t_{RI}$     | Rise time input                | —                 | $t_{periph} - 25$ | ns           | —    |
|      | $t_{FI}$     | Fall time input                |                   |                   |              |      |
| 13   | $t_{RO}$     | Rise time output               | —                 | 25                | ns           | —    |
|      | $t_{FO}$     | Fall time output               |                   |                   |              |      |

1. For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).
2.  $t_{periph} = 1/f_{periph}$
3. Time to data active from high-impedance state
4. Hold time to high-impedance state

**Table 30. SPI slave mode timing on slew rate enabled pads**

| Num. | Symbol       | Description                    | Min.                  | Max.              | Unit         | Note |
|------|--------------|--------------------------------|-----------------------|-------------------|--------------|------|
| 1    | $f_{op}$     | Frequency of operation         | 0                     | $f_{periph}/4$    | Hz           | 1    |
| 2    | $t_{SPSCK}$  | SPSCK period                   | $4 \times t_{periph}$ | —                 | ns           | 2    |
| 3    | $t_{Lead}$   | Enable lead time               | 1                     | —                 | $t_{periph}$ | —    |
| 4    | $t_{Lag}$    | Enable lag time                | 1                     | —                 | $t_{periph}$ | —    |
| 5    | $t_{WSPSCK}$ | Clock (SPSCK) high or low time | $t_{periph} - 30$     | —                 | ns           | —    |
| 6    | $t_{SU}$     | Data setup time (inputs)       | 2                     | —                 | ns           | —    |
| 7    | $t_{HI}$     | Data hold time (inputs)        | 7                     | —                 | ns           | —    |
| 8    | $t_a$        | Slave access time              | —                     | $t_{periph}$      | ns           | 3    |
| 9    | $t_{dis}$    | Slave MISO disable time        | —                     | $t_{periph}$      | ns           | 4    |
| 10   | $t_v$        | Data valid (after SPSCK edge)  | —                     | 122               | ns           | —    |
| 11   | $t_{HO}$     | Data hold time (outputs)       | 0                     | —                 | ns           | —    |
| 12   | $t_{RI}$     | Rise time input                | —                     | $t_{periph} - 25$ | ns           | —    |
|      | $t_{FI}$     | Fall time input                |                       |                   |              |      |
| 13   | $t_{RO}$     | Rise time output               | —                     | 36                | ns           | —    |
|      | $t_{FO}$     | Fall time output               |                       |                   |              |      |

1. For SPI0,  $f_{periph}$  is the bus clock ( $f_{BUS}$ ).
2.  $t_{periph} = 1/f_{periph}$
3. Time to data active from high-impedance state
4. Hold time to high-impedance state

### 3.8.3 UART

See [General switching specifications](#).

## 4 Dimensions

### 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to [freescale.com](http://freescale.com) and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|------------------------------------------|-------------------------------|
| 24-pin QFN                               | 98ASA00474D                   |
| 32-pin QFN                               | 98ASA00473D                   |
| 32-pin LQFP                              | 98ASH70029A                   |
| 48-pin LQFP                              | 98ASH00962A                   |

## 5 Pinout

### 5.1 KL04 signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

| 48<br>LQFP | 32<br>QFN | 32<br>LQFP | 24<br>QFN | Pin Name                       | Default  | ALT0     | ALT1                           | ALT2     | ALT3       |
|------------|-----------|------------|-----------|--------------------------------|----------|----------|--------------------------------|----------|------------|
| 1          | 1         | 1          | 1         | PTB6/<br>IRQ_2/<br>LPTMR0_ALT3 | DISABLED | DISABLED | PTB6/<br>IRQ_2/<br>LPTMR0_ALT3 | TPM0_CH3 | TPM_CLKIN1 |
| 2          | 2         | 2          | 2         | PTB7/<br>IRQ_3                 | DISABLED | DISABLED | PTB7/<br>IRQ_3                 | TPM0_CH2 |            |
| 3          | —         | —          | —         | PTA14                          | DISABLED | DISABLED | PTA14                          |          | TPM_CLKIN0 |
| 4          | —         | —          | —         | PTA15                          | DISABLED | DISABLED | PTA15                          |          | CLKOUT     |




Figure 18. KL04 24-pin QFN pinout diagram

## 6 Ordering parts

### 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [freescale.com](https://www.freescale.com) and perform a part number search for the following device numbers: PKL04 and MKL04

## 7 Part identification

## 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 7.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

## 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):


**Table 32. Part number fields descriptions**

| Field | Description                 | Values                                                                                                                                                                                 |
|-------|-----------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Q     | Qualification status        | <ul style="list-style-type: none"> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>                                                               |
| KL##  | Kinetis family              | <ul style="list-style-type: none"> <li>KL04</li> </ul>                                                                                                                                 |
| A     | Key attribute               | <ul style="list-style-type: none"> <li>Z = Cortex-M0+</li> </ul>                                                                                                                       |
| FFF   | Program flash memory size   | <ul style="list-style-type: none"> <li>8 = 8 KB</li> <li>16 = 16 KB</li> <li>32 = 32 KB</li> </ul>                                                                                     |
| R     | Silicon revision            | <ul style="list-style-type: none"> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>                                                                                      |
| T     | Temperature range (°C)      | <ul style="list-style-type: none"> <li>V = -40 to 105</li> </ul>                                                                                                                       |
| PP    | Package identifier          | <ul style="list-style-type: none"> <li>FK = 24 QFN (4 mm x 4 mm)</li> <li>LC = 32 LQFP (7 mm x 7 mm)</li> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>LF = 48 LQFP (7 mm x 7 mm)</li> </ul> |
| CC    | Maximum CPU frequency (MHz) | <ul style="list-style-type: none"> <li>4 = 48 MHz</li> </ul>                                                                                                                           |
| N     | Packaging type              | <ul style="list-style-type: none"> <li>R = Tape and reel</li> <li>(Blank) = Trays</li> </ul>                                                                                           |

## 7.4 Example

This is an example part number:

# 8.6 Relationship between ratings and operating requirements



# 8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip’s ratings.
- During normal operation, don’t exceed any of the chip’s operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

# 8.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.