



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I²C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	68
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l387mdfa-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l387mdfa-v0</a>

### 1.1.2 Differences between Groups

Table 1.1 lists the Differences between Groups, Table 1.2 lists the Programmable I/O Ports Provided for Each Group, and Table 1.3 lists the LCD Display Function Pins Provided for Each Group. Figures 1.9 to 1.13 show the Pin Assignment for Each Group, and Tables 1.7 to 1.10 list Product Information.

The explanations in the chapters which follow apply to the R8C/L3AM Group only. Note the differences shown below.

**Table 1.1 Differences between Groups**

Item	Function	R8C/L35M Group	R8C/L36M Group	R8C/L38M Group	R8C/L3AM Group
I/O Ports	Programmable I/O ports	41 pins	52 pins	68 pins	88 pins
	High current drive ports	5 pins	8 pins	8 pins	16 pins
Interrupts	INT interrupt pins	5 pins	8 pins	8 pins	8 pins
	Key input interrupt pins	4 pins	4 pins	8 pins	8 pins
Timer RA	Timer RA output pin	None	1 pin	1 pin	1 pin
Timer RB	Timer RB output pin	None	1 pin	1 pin	1 pin
Timer RD	Timer RD I/O pin	None	None	8 pins	8 pins
Timer RE	Timer RE output pin	None	1 pin	1 pin	1 pin
Timer RG	Timer RG I/O pin	None	None	None	2 pins
	Timer RG output pin	None	None	None	2 pins
A/D Converter	Analog input pin	12 pins	12 pins	16 pins	20 pins
LCD Drive Control Circuit	LCD power supply	3 pins (VL1, VL2, VL4)	4 pins (VL1 to VL4)	4 pins (VL1 to VL4)	4 pins (VL1 to VL4)
	Common output pins	Max. 4 pins	Max. 8 pins	Max. 8 pins	Max. 8 pins
	Segment output pins	Max. 24 pins	Max. 32 pins	Max. 48 pins	Max. 56 pins
Packages		52-pin LQFP	64-pin LQFP	80-pin LQFP	100-pin LQFP/ 100-pin QFP

Note:

- I/O ports are shared with I/O functions, such as interrupts or timers.  
Refer to **Tables 1.11 to 1.13, Pin Name Information by Pin Number**, for details.

### 1.3 Block Diagrams

Figure 1.5 shows a Block Diagram of R8C/L35M Group. Figure 1.6 shows a Block Diagram of R8C/L36M Group. Figure 1.7 shows a Block Diagram of R8C/L38M Group. Figure 1.8 shows a Block Diagram of R8C/L3AM Group.




Figure 1.5 Block Diagram of R8C/L35M Group




Figure 1.6 Block Diagram of R8C/L36M Group




Figure 1.8 Block Diagram of R8C/L3AM Group




Figure 1.10 Pin Assignment (Top View) of PLQP0064KB-A and PLQP0064GA-A Packages

**Table 1.11 Pin Name Information by Pin Number (1)**

Pin Number				Control Pin	Port	I/O Pin Functions for Peripheral Modules						
L3AM (Note 2)	L38M	L36M	L35M			Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator A, Comparator B, Voltage Detection Circuit	LCD drive control circuit
1 [3]	80	61	51		P13_3			CLK0			AN3/LVCMPP2	
2 [4]	1	62	52		P13_2			RXD0			AN2/LVCMPP1	
3 [5]	2	63	1		P13_1			TXD0			AN1/DA1/LVREF	
4 [6]	3	64	2		P13_0						AN0/DA0	
5 [7]	4	1	3	WKUP0								
6 [8]	5	2	4	VREF								
7 [9]	6	3	5	MODE								
8 [10]	7	4	6	XCIN								
9 [11]	8	5	7	XCOUNT								
10 [12]	9	6	8	RESET								
11 [13]	10	7	9	XOUT	P12_1							
12 [14]	11	8	10	VSS/ AVSS								
13 [15]	12	9	11	XIN	P12_0							
14 [16]	13	10	12	VCC/ AVCC								
15 [17]	14	11			P11_7	(INT7)	TREO				(ADTRG)	
16 [18]	15	12			P11_6	(INT6)	TRBO					
17 [19]	16	13			P11_5	(INT5)	TRAO					
18 [20]	17	14	13		P11_4	(INT4)	TRAIO	(RXD0)				
19 [21]	18	15	14		P11_3	(INT3)		(CTS2/RTS2)	SCS		IVCMP3	
20 [22]	19	16	15		P11_2	(INT2)		(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	IVREF3	
21 [23]	20	17	16		P11_1	(INT1)		(RXD2/SCL2/ TXD2/SDA2)	SSI		IVCMP1/LVCOUT2	
22 [24]	21	18	17		P11_0	(INT0)		(CLK2)	SSCK	SCL	IVREF1/LVCOUT1	
23 [25]					P10_7	(KI7)	(TRDIOD1)					
24 [26]					P10_6	(KI6)	(TRDIOC1)					
25 [27]					P10_5	(KI5)	(TRDIOB1)					
26 [28]					P10_4	(KI4)	(TRDIOA1)					
27 [29]					P10_3	(KI3)	(TRDIOD0)					
28 [30]					P10_2	(KI2)	(TRDIOC0)					
29 [31]					P10_1	(KI1)	(TRDIOB0)					
30 [32]					P10_0	(KI0)	(TRDIOA0/ TRDCLK)					
31 [33]	22	19	18		P7_7						COM0	
32 [34]	23	20	19		P7_6						COM1	
33 [35]	24	21	20		P7_5						COM2	
34 [36]	25	22	21		P7_4						COM3	
35 [37]	26	23			P7_3						SEG55/ COM4	
36 [38]	27	24			P7_2						SEG54/ COM5	
37 [39]	28	25			P7_1						SEG53/ COM6	
38 [40]	29	26			P7_0						SEG52/ COM7	
39 [41]	30				P6_7		TRDIOD1				SEG51	

Notes:

1. The pin in parentheses can be assigned by a program.
2. The number in brackets indicates the pin number for the 100P6F package.

**Table 1.12 Pin Name Information by Pin Number (2)**

L3AM (Note 2)	L38M	L36M	L35M	Control Pin	Port	I/O Pin Functions for Peripheral Modules						
						Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator A, Comparator B, Voltage Detection Circuit	LCD drive control circuit
40 [42]	31			P6_6		TRDIOC1						SEG50
41 [43]	32			P6_5		TRDIOB1						SEG49
42 [44]	33			P6_4		TRDIA1						SEG48
43 [45]	34			P6_3		TRDIOD0						SEG47
44 [46]	35			P6_2		TRDIOC0						SEG46
45 [47]	36			P6_1		TRDIOB0						SEG45
46 [48]	37			P6_0		TRDIA0/ TRDCLK						SEG44
47 [49]				P5_3								SEG43
48 [50]				P5_2								SEG42
49 [51]				P5_1								SEG41
50 [52]				P5_0								SEG40
51 [53]	38	27	22	P4_7		TRCIOD/ TRCIOB						SEG39
52 [54]	39	28	23	P4_6		TRCIOC/ TRCIOB						SEG38
53 [55]	40	29	24	P4_5		TRCIOB						SEG37
54 [56]	41	30	25	P4_4		TRCIOA/ TRCTRG						SEG36
55 [57]	42	31	26	P4_3		TRCCLK/ TRCTRG						SEG35
56 [58]	43	32	27	P4_2			CLK1					SEG34
57 [59]	44	33	28	P4_1			RXD1					SEG33
58 [60]	45	34	29	P4_0			TXD1					SEG32
59 [61]	46	35		P3_7	INT7	TRCTRG				ADTRG		SEG31
60 [62]	47	36		P3_6	INT6							SEG30
61 [63]	48	37		P3_5	INT5							SEG29
62 [64]	49	38		P3_4	INT4							SEG28
63 [65]	50	39	30	P3_3	INT3							SEG27
64 [66]	51	40	31	P3_2	INT2							SEG26
65 [67]	52	41	32	P3_1	INT1							SEG25
66 [68]	53	42	33	P3_0	INT0							SEG24
67 [69]	54	43	34	P2_7	KI7							SEG23
68 [70]	55	44	35	P2_6	KI6							SEG22
69 [71]	56	45	36	P2_5	KI5							SEG21
70 [72]	57	46	37	P2_4	KI4							SEG20
71 [73]	58			P2_3	KI3							SEG19
72 [74]	59			P2_2	KI2							SEG18
73 [75]	60			P2_1	KI1							SEG17
74 [76]	61			P2_0	KI0							SEG16
75 [77]				P1_7								SEG15
76 [78]				P1_6								SEG14
77 [79]				P1_5								SEG13
78 [80]				P1_4								SEG12
79 [81]	62			P1_3						AN15		SEG11
80 [82]	63			P1_2						AN14		SEG10
81 [83]	64			P1_1						AN13		SEG9
82 [84]	65			P1_0						AN12		SEG8
83 [85]	66	47	38	P0_7						AN11		SEG7
84 [86]	67	48	39	P0_6						AN10		SEG6

Notes:

1. The pin in parentheses can be assigned by a program.
2. The number in brackets indicates the pin number for the 100P6F package.

## 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

## 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

**Table 4.4 SFR Information (4) (1)**

Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXh 000000XXb
00C1h			
00C2h	A/D Register 1	AD1	XXh 000000XXb
00C3h			
00C4h	A/D Register 2	AD2	XXh 000000XXb
00C5h			
00C6h	A/D Register 3	AD3	XXh 000000XXb
00C7h			
00C8h	A/D Register 4	AD4	XXh 000000XXb
00C9h			
00CAh	A/D Register 5	AD5	XXh 000000XXb
00CBh			
00CCh	A/D Register 6	AD6	XXh 000000XXb
00CDh			
00CEh	A/D Register 7	AD7	XXh 000000XXb
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h	D/A 0 Register	DA0	00h
00D9h	D/A 1 Register	DA1	00h
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h	Port P5 Register	P5	XXh
00EAh	Port P4 Direction Register	PD4	00h
00EBh	Port P5 Direction Register	PD5	00h
00ECb	Port P6 Register	P6	XXh
00EDh	Port P7 Register	P7	XXh
00EEh	Port P6 Direction Register	PD6	00h
00EFh	Port P7 Direction Register	PD7	00h
00F0h			
00F1h			
00F2h			
00F3h			
00F4h	Port P10 Register	P10	XXh
00F5h	Port P11 Register	P11	XXh
00F6h	Port P10 Direction Register	PD10	00h
00F7h	Port P11 Direction Register	PD11	00h
00F8h	Port P12 Register	P12	XXh
00F9h	Port P13 Register	P13	XXh
00FAh	Port P12 Direction Register	PD12	00h
00FBh	Port P13 Direction Register	PD13	00h
00FCb			
00FDh			
00FEh			
00FFh			

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

**Table 4.15 SFR Information (15) (1)**

Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h			XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh			XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
2CE5h			XXh
2CE6h			XXh
2CE7h			XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh			XXh
2CEBh			XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

## 5. Electrical Characteristics

### 5.1 Absolute Maximum Ratings

**Table 5.1 Absolute Maximum Ratings**

Symbol	Parameter		Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
Vi	Input voltage	XIN	XIN-XOUT oscillation on (oscillation buffer ON) <sup>(1)</sup>	-0.3 to 1.65	V
		XIN	XIN-XOUT oscillation on (oscillation buffer OFF) <sup>(1)</sup>	-0.3 to Vcc + 0.3	V
		VL1		-0.3 to VL2	V
		VL2	R8C/L35M	VL1 to VL4	V
			R8C/L36M, R8C/L38M, R8C/L3AM	VL1 to VL3	V
		VL3		VL2 to VL4	V
		VL4		VL3 to 6.5	V
		Other pins		-0.3 to Vcc + 0.3	V
Vo	Output voltage	XOUT	XIN-XOUT oscillation on (oscillation buffer ON) <sup>(1)</sup>	-0.3 to 1.65	V
		XOUT	XIN-XOUT oscillation on (oscillation buffer OFF) <sup>(1)</sup>	-0.3 to Vcc + 0.3	V
		VL1		-0.3 to VL2 <sup>(2)</sup>	V
		VL2	R8C/L35M	VL1 to VL4	V
			R8C/L36M, R8C/L38M, R8C/L3AM	VL1 to VL3	V
		VL3		VL2 to VL4	V
		VL4		-0.3 to 6.5	V
		CL1, CL2		-0.3 to 6.5	V
		COM0 to COM7		-0.3 to VL4	V
		SEG0 to SEG55		-0.3 to VL4	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation		-40°C ≤ Topr ≤ 85°C	500	mW
Topr	Operating ambient temperature			-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature			-65 to 150	°C

Notes:

- For the register settings for each operation, refer to **7. I/O Ports** and **9. Clock Generation Circuit** in the User's Manual: Hardware.
- The VL1 voltage should be VCC or below.

## 5.2 Recommended Operating Conditions

**Table 5.2 Recommended Operating Conditions  
( $V_{CC} = 1.8$  to  $5.5$  V and  $T_{OPR} = -20$  to  $85^\circ\text{C}$  (N version) /  $-40$  to  $85^\circ\text{C}$  (D version), unless otherwise specified.)**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
$V_{CC}/AV_{CC}$	Supply voltage		1.8	—	5.5	V
$V_{SS}/AV_{SS}$	Supply voltage		—	0	—	V
$V_{IH}$	Input "H" voltage	Other than CMOS input	4.0 V $\leq$ $V_{CC} \leq$ 5.5 V	0.8 V <sub>CC</sub>	—	V <sub>CC</sub>
			2.7 V $\leq$ $V_{CC} <$ 4.0 V	0.8 V <sub>CC</sub>	—	V <sub>CC</sub>
			1.8 V $\leq$ $V_{CC} <$ 2.7 V	0.9 V <sub>CC</sub>	—	V <sub>CC</sub>
		CMOS input	Input level selection : 0.35 V <sub>CC</sub>	4.0 V $\leq$ $V_{CC} \leq$ 5.5 V	0.5 V <sub>CC</sub>	—
				2.7 V $\leq$ $V_{CC} <$ 4.0 V	0.55 V <sub>CC</sub>	—
				1.8 V $\leq$ $V_{CC} <$ 2.7 V	0.65 V <sub>CC</sub>	—
			Input level selection : 0.5 V <sub>CC</sub>	4.0 V $\leq$ $V_{CC} \leq$ 5.5 V	0.65 V <sub>CC</sub>	—
				2.7 V $\leq$ $V_{CC} <$ 4.0 V	0.7 V <sub>CC</sub>	—
				1.8 V $\leq$ $V_{CC} <$ 2.7 V	0.8 V <sub>CC</sub>	—
		Input level selection : 0.7 V <sub>CC</sub>	Input level selection : 0.7 V <sub>CC</sub>	4.0 V $\leq$ $V_{CC} \leq$ 5.5 V	0.85 V <sub>CC</sub>	—
				2.7 V $\leq$ $V_{CC} <$ 4.0 V	0.85 V <sub>CC</sub>	—
				1.8 V $\leq$ $V_{CC} <$ 2.7 V	0.85 V <sub>CC</sub>	—
$V_{IL}$	Input "L" voltage	Other than CMOS input	4.0 V $\leq$ $V_{CC} \leq$ 5.5 V	0	—	0.2 V <sub>CC</sub>
			2.7 V $\leq$ $V_{CC} <$ 4.0 V	0	—	0.2 V <sub>CC</sub>
			1.8 V $\leq$ $V_{CC} <$ 2.7 V	0	—	0.05 V <sub>CC</sub>
		CMOS input	Input level selection : 0.35 V <sub>CC</sub>	4.0 V $\leq$ $V_{CC} \leq$ 5.5 V	0	—
				2.7 V $\leq$ $V_{CC} <$ 4.0 V	0	—
				1.8 V $\leq$ $V_{CC} <$ 2.7 V	0	—
			Input level selection : 0.5 V <sub>CC</sub>	4.0 V $\leq$ $V_{CC} \leq$ 5.5 V	0	—
				2.7 V $\leq$ $V_{CC} <$ 4.0 V	0	—
				1.8 V $\leq$ $V_{CC} <$ 2.7 V	0	—
		Input level selection : 0.7 V <sub>CC</sub>	Input level selection : 0.7 V <sub>CC</sub>	4.0 V $\leq$ $V_{CC} \leq$ 5.5 V	0	—
				2.7 V $\leq$ $V_{CC} <$ 4.0 V	0	—
				1.8 V $\leq$ $V_{CC} <$ 2.7 V	0	—
$I_{OH(\text{sum})}$	Peak sum output "H" current	Sum of all pins $I_{OH(\text{peak})}$		—	—	-160 mA
$I_{OH(\text{sum})}$	Average sum output "H" current	Sum of all pins $I_{OH(\text{avg})}$		—	—	-80 mA
$I_{OH(\text{peak})}$	Peak output "H" current	Port P10, P11 (2)		—	—	-40 mA
		Other pins		—	—	-10 mA
$I_{OH(\text{avg})}$	Average output "H" current (1)	Port P10, P11 (2)		—	—	-20 mA
		Other pins		—	—	-5 mA
$I_{OL(\text{sum})}$	Peak sum output "L" current	Sum of all pins $I_{OL(\text{peak})}$		—	—	160 mA
$I_{OL(\text{sum})}$	Average sum output "L" current	Sum of all pins $I_{OL(\text{avg})}$		—	—	80 mA
$I_{OL(\text{peak})}$	Peak output "L" current	Port P10, P11 (2)		—	—	40 mA
		Other pins		—	—	10 mA
$I_{OL(\text{avg})}$	Average output "L" current (1)	Port P10, P11 (2)		—	—	20 mA
		Other pins		—	—	5 mA
$f(XIN)$	XIN clock input oscillation frequency	2.7 V $\leq$ $V_{CC} \leq$ 5.5 V	—	—	20	MHz
		1.8 V $\leq$ $V_{CC} <$ 2.7 V	—	—	5	MHz
$f(XCIN)$	XCIN clock input oscillation frequency	1.8 V $\leq$ $V_{CC} \leq$ 5.5 V	—	32.768	50	kHz
$f_{OCO40M}$	When used as the count source for timer RC, timer RD, or timer RG (3)	2.7 V $\leq$ $V_{CC} \leq$ 5.5 V	32	—	40	MHz
$f_{OCO-F}$	$f_{OCO-F}$ frequency	2.7 V $\leq$ $V_{CC} \leq$ 5.5 V	—	—	20	MHz
		1.8 V $\leq$ $V_{CC} <$ 2.7 V	—	—	5	MHz
—	System clock frequency	2.7 V $\leq$ $V_{CC} \leq$ 5.5 V	—	—	20	MHz
		1.8 V $\leq$ $V_{CC} <$ 2.7 V	—	—	5	MHz
$f(BCLK)$	CPU clock frequency	2.7 V $\leq$ $V_{CC} \leq$ 5.5 V	—	—	20	MHz
		1.8 V $\leq$ $V_{CC} <$ 2.7 V	—	—	5	MHz

Notes:

- The average output current indicates the average value of current measured during 100 ms.
- This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.
- $f_{OCO40M}$  can be used as the count source for timer RC, timer RD, or timer RG in the range of  $V_{CC} = 2.7$  V to 5.5V.

**Table 5.16 LCD Drive Control Circuit Characteristics**  
**(V<sub>CC</sub> = 1.8 to 5.5 V, V<sub>SS</sub> = 0 V, and T<sub>OPR</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
VLCD	LCD power supply voltage	VLCD = VL4	2.2	—	5.5	V
VL3	VL3 voltage		VL2	—	VL4	V
VL2	VL2 voltage	R8C/L35M	VL1	—	VL4	V
		R8C/L36M, R8C/L38M, R8C/L3AM	VL1	—	VL3	V
VL1	VL1 voltage		1	—	VL2 (3)	V
—	VL1 internally-generated voltage accuracy (1)		Setting voltage -0.2	Setting voltage	Setting voltage +0.2	V
f(FR)	Frame frequency		50	—	180	Hz
ILCD	LCD drive control circuit current		—	(Note 2)	—	µA

Notes:

1. The voltage is selected with bits LVLS0 to LVLS3 in the LCR1 register.
2. Refer to **Table 5.19 DC Characteristics (2)**, **Table 5.21 DC Characteristics (4)**, and **Table 5.23 DC Characteristics (6)**.
3. The VL1 voltage should be V<sub>CC</sub> or below.

**Table 5.17 Power-Off Mode Characteristics**  
**(V<sub>CC</sub> = 2.2 to 5.5 V, V<sub>SS</sub> = 0 V, and T<sub>OPR</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
—	Power-off mode operating supply voltage		2.2	—	5.5	V

**Table 5.19 DC Characteristics (2) [4.0 V ≤ V<sub>cc</sub> ≤ 5.5 V]**  
**(T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition							Standard			Unit	
		Oscillation Circuit		On-Chip Oscillator		CPU Clock	Low-Power-Consumption Setting	Other	Min.	Typ. <sup>(3)</sup>	Max.		
		XIN (2)	XCIN	High-Speed (FOCO-F)	Low-Speed								
I <sub>CC</sub>	Power supply current (1)	High-speed clock mode	20 MHz	Off	Off	125 kHz	No division	—	—	7.0	15	mA	
			16 MHz	Off	Off	125 kHz	No division	—	—	5.6	12.5	mA	
			10 MHz	Off	Off	125 kHz	No division	—	—	3.6	—	mA	
			20 MHz	Off	Off	125 kHz	Divide-by-8	—	—	3.0	—	mA	
			16 MHz	Off	Off	125 kHz	Divide-by-8	—	—	2.2	—	mA	
			10 MHz	Off	Off	125 kHz	Divide-by-8	—	—	1.5	—	mA	
	High-speed on-chip oscillator mode	Off	Off	20 MHz	125 kHz	No division	—	—	—	7.0	15	mA	
		Off	Off	20 MHz	125 kHz	Divide-by-8	—	—	—	3.0	—	mA	
		Off	Off	4 MHz	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1	—	—	1	—	mA	
	Low-speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0	—	—	90	400	μA	
		Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0	—	—	100	400	μA	
	Wait mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	—	55	—	μA	
		Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock operation	—	15	100	μA	
		Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	—	4	90	μA	
		Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off When external division resistors are used LCD drive control circuit (4)	—	7	—	μA	
		Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	When the internal voltage multiplier is used LCD drive control circuit (5)	—	12	—	μA	
	Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 0 CM10 = 1	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode	—	3.5	—	μA	
		Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	—	2.0	5.0	μA	
		Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	—	15	—	μA	
	Power-off mode	Off	Off	Off	Off	—	—	Power-off 0 Topr = 25°C	—	0.02	0.2	μA	
		Off	Off	Off	Off	—	—	Power-off 0 Topr = 85°C	—	0.4	—	μA	
		Off	32 kHz	Off	Off	—	—	Power-off 1 Topr = 25°C	—	1.6	3.2	μA	
		Off	32 kHz	Off	Off	—	—	Power-off 1 Topr = 85°C	—	2.0	—	μA	

Notes:

1. V<sub>cc</sub> = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are V<sub>ss</sub>.
2. XIN is set to square wave input.
3. V<sub>cc</sub> = 5.0 V
4. VLCD = V<sub>cc</sub>, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.
5. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.

**Table 5.22 DC Characteristics (5) [1.8 V ≤ V<sub>cc</sub> < 2.7 V]  
(T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>OH</sub>	Output "H" voltage	Port P10, P11 (1)	I <sub>OH</sub> = –2 mA	V <sub>cc</sub> – 0.5	—	V <sub>cc</sub> V
		Other pins	I <sub>OH</sub> = –1 mA	V <sub>cc</sub> – 0.5	—	V <sub>cc</sub> V
		X <sub>OUT</sub>	I <sub>OH</sub> = –200 μA	1.0	—	— V
V <sub>OL</sub>	Output "L" voltage	Port P10, P11 (1)	I <sub>OL</sub> = 2 mA	—	—	0.5 V
		Other pins	I <sub>OL</sub> = 1 mA	—	—	0.5 V
		X <sub>OUT</sub>	I <sub>OL</sub> = 200 μA	—	—	0.5 V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIQB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO		0.05	0.4	— V
		RESET, WKUP0		0.1	0.8	— V
I <sub>IH</sub>	Input "H" current		V <sub>I</sub> = 1.8 V, V <sub>cc</sub> = 1.8 V	—	—	4.0 μA
I <sub>IL</sub>	Input "L" current		V <sub>I</sub> = 0 V, V <sub>cc</sub> = 1.8 V	—	—	–4.0 μA
R <sub>PULLUP</sub>	Pull-up resistance		V <sub>I</sub> = 0 V, V <sub>cc</sub> = 1.8 V	60	160	420 kΩ
R <sub>RXIN</sub>	Feedback resistance	XIN		—	0.3	— MΩ
R <sub>RXCIN</sub>	Feedback resistance	XCIN		—	14	— MΩ
V <sub>RAM</sub>	RAM hold voltage		During stop mode	1.8	—	— V

Note:


1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.

**Table 5.28 Timing Requirements of Serial Interface**

( $V_{CC} = 1.8$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_{OPR} = -20$  to  $85^\circ\text{C}$  (N version) /  $-40$  to  $85^\circ\text{C}$  (D version), unless otherwise specified.)

Symbol	Parameter	Standard						Unit	
		$V_{CC} = 2.2$ V, $T_{OPR} = 25^\circ\text{C}$		$V_{CC} = 3$ V, $T_{OPR} = 25^\circ\text{C}$		$V_{CC} = 5$ V, $T_{OPR} = 25^\circ\text{C}$			
		Min.	Max.	Min.	Max.	Min.	Max.		
$t_{C(CK)}$	CLK <i>i</i> input cycle time	800	—	300	—	200	—	ns	
$t_{W(CKH)}$	CLK <i>i</i> input "H" width	400	—	150	—	100	—	ns	
$t_{W(CKL)}$	CLK <i>i</i> input "L" width	400	—	150	—	100	—	ns	
$t_{d(C-Q)}$	TX <i>D</i> <i>i</i> output delay time	—	200	—	80	—	50	ns	
$t_{h(C-Q)}$	TX <i>D</i> <i>i</i> hold time	0	—	0	—	0	—	ns	
$t_{su(D-C)}$	RX <i>D</i> <i>i</i> input setup time	150	—	70	—	50	—	ns	
$t_{h(C-D)}$	RX <i>D</i> <i>i</i> input hold time	90	—	90	—	90	—	ns	

$i = 0$  to 2

**Figure 5.10 Input and Output Timing of Serial Interface****Table 5.29 Timing Requirements of External Interrupt  $\overline{\text{INT}}_i$  ( $i = 0$  to 7) and Key Input Interrupt  $\overline{\text{K}}_i$** 


( $i = 0$  to 7)

( $V_{CC} = 1.8$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_{OPR} = -20$  to  $85^\circ\text{C}$  (N version) /  $-40$  to  $85^\circ\text{C}$  (D version), unless otherwise specified.)

Symbol	Parameter	Standard						Unit	
		$V_{CC} = 2.2$ V, $T_{OPR} = 25^\circ\text{C}$		$V_{CC} = 3$ V, $T_{OPR} = 25^\circ\text{C}$		$V_{CC} = 5$ V, $T_{OPR} = 25^\circ\text{C}$			
		Min.	Max.	Min.	Max.	Min.	Max.		
$t_{W(INH)}$	$\overline{\text{INT}}_i$ input "H" width, $\overline{\text{K}}_i$ input "H" width	1000 <sup>(1)</sup>	—	380 <sup>(1)</sup>	—	250 <sup>(1)</sup>	—	ns	
$t_{W(INL)}$	$\overline{\text{INT}}_i$ input "L" width, $\overline{\text{K}}_i$ input "L" width	1000 <sup>(2)</sup>	—	380 <sup>(2)</sup>	—	250 <sup>(2)</sup>	—	ns	

Notes:

- When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use an  $\overline{\text{INT}}_i$  input HIGH width of either (1/digital filter clock frequency  $\times 3$ ) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the  $\overline{\text{INT}}_i$  input filter select bit, use an  $\overline{\text{INT}}_i$  input LOW width of either (1/digital filter clock frequency  $\times 3$ ) or the minimum value of standard, whichever is greater.

**Figure 5.11 Input Timing of External Interrupt  $\overline{\text{INT}}_i$  and Key Input Interrupt  $\overline{\text{K}}_i$**

## Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics web site.

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP52-10x10-0.65	PLQP0052JA-A	52P6A-A	0.3g



HD: 40, \*1 D: 39, 27, 26, 40, 52, \*2 E: 14, 13, ZD, Index mark.



bp: 0.27, b1: 0.32, c: 0.30, \*3 bp: 0.35, x(V): 0.13, y(S): 0.10, ZD: 1.1, ZE: 1.1.

**NOTE)**

1. DIMENSIONS “\*1” AND “\*2” DO NOT INCLUDE MOLD FLASH.
2. DIMENSION “\*3” DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	9.9	10.0	10.1
E	9.9	10.0	10.1
A <sub>2</sub>	—	1.4	—
H <sub>D</sub>	11.8	12.0	12.2
H <sub>E</sub>	11.8	12.0	12.2
A	—	—	1.7
A <sub>1</sub>	0.05	0.1	0.15
b <sub>p</sub>	0.27	0.32	0.37
b <sub>1</sub>	—	0.30	—
c	0.09	0.145	0.20
C <sub>1</sub>	—	0.125	—
θ	0°	—	8°
[E]	—	0.65	—
x	—	—	0.13
y	—	—	0.10
Z <sub>D</sub>	—	1.1	—
Z <sub>E</sub>	—	1.1	—
L	0.35	0.5	0.65
L <sub>1</sub>	—	1.0	—





REVISION HISTORY		R8C/L35M Group, R8C/L36M Group, R8C/L38M Group, R8C/L3AM Group Datasheet	
Rev.	Date	Description	
		Page	Summary
0.01	Sep 30, 2010	—	First Edition issued
0.02	Nov 02, 2010	All 29 45 to 68	“Preliminary” is added Table 4.1 0030h “Voltage Monitor Circuit Control Register” → “Voltage Monitor Circuit/Comparator A Control Register “5. Electrical Characteristics” added
0.03	Apr 15, 2011	2 3 6 28 38 to 40 53 54 57, 59, 61	Table 1.1 “Timers” deleted Table 1.2 Note 2, Table 1.3 Note 1 revised Table 1.6 “Current Consumption” revised 3. “The internal ROM ... with address 0FFFFh.” deleted Table 4.10 to Table 4.12 “0248h to 026Fh”, “02A8h to 02BFh”, “02C0h to 02CFh” revised Table 5.11 “V <sub>det2</sub> ” revised Table 5.13 revised, Note 2 added Table 5.19, Table 5.21, Table 5.23 “High-Speed” → “High-Speed (fOCO-F)”, “Power-off mode” revised
1.00	Jun 28, 2011	10 50 54	Table 1.10, Figure 1.4 revised Table 5.7 revised Table 5.13 revised

All trademarks and registered trademarks are the property of their respective owners.