

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	68
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l388mdfa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 1. Overview

## 1.1.2 Differences between Groups

Table 1.1 lists the Differences between Groups, Table 1.2 lists the Programmable I/O Ports Provided for Each Group, and Table 1.3 lists the LCD Display Function Pins Provided for Each Group. Figures 1.9 to 1.13 show the Pin Assignment for Each Group, and Tables 1.7 to 1.10 list Product Information.

The explanations in the chapters which follow apply to the R8C/L3AM Group only. Note the differences shown below.

Item	Function	R8C/L35M Group	R8C/L36M Group	R8C/L38M Group	R8C/L3AM Group
I/O Ports	Programmable I/O ports	41 pins	52 pins	68 pins	88 pins
	High current drive ports	5 pins	8 pins	8 pins	16 pins
Interrupts	INT interrupt pins	5 pins	8 pins	8 pins	8 pins
	Key input interrupt pins	4 pins	4 pins	8 pins	8 pins
Timer RA	Timer RA output pin	None	1 pin	1 pin	1 pin
Timer RB	Timer RB output pin	None	1 pin	1 pin	1 pin
Timer RD	Timer RD I/O pin	None	None	8 pins	8 pins
Timer RE	Timer RE output pin	None	1 pin	1 pin	1 pin
Timer RG	Timer RG I/O pin	None	None	None	2 pins
	Timer RG output pin	None	None	None	2 pins
A/D Converter	Analog input pin	12 pins	12 pins	16 pins	20 pins
LCD Drive Control Circuit	LCD power supply	3 pins (VL1, VL2, VL4)	4 pins (VL1 to VL4)	4 pins (VL1 to VL4)	4 pins (VL1 to VL4)
	Common output pins	Max. 4 pins	Max. 8 pins	Max. 8 pins	Max. 8 pins
	Segment output pins	Max. 24 pins	Max. 32 pins	Max. 48 pins	Max. 56 pins
Packages	·	52-pin LQFP	64-pin LQFP	80-pin LQFP	100-pin LQFP/ 100-pin QFP

### Table 1.1 Differences between Groups

Note:

1. I/O ports are shared with I/O functions, such as interrupts or timers.

Refer to Tables 1.11 to 1.13, Pin Name Information by Pin Number, for details.



## 1.1.3 Specifications

Tables 1.4 to 1.6 list the Specifications.

Table 1.4	Specifications	(1)
-----------	----------------	-----

Item	Function		Specification						
CPU	Central process		R8C CPU core						
	p.00000		Number of fundamental instructions: 89						
			Minimum instruction execution time:						
			50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)						
			200  ns (f(XIN) = 5  MHz, VCC = 1.8  to  5.5  V)						
			• Multiplier: 16 bits $\times$ 16 bits $\rightarrow$ 32 bits						
			• Multiply-accumulate instruction: 16 bits $\times$ 16 bits $+$ 32 bits $\rightarrow$ 32 bits						
			<ul> <li>Operating mode: Single-chip mode (address space: 1 Mbyte)</li> </ul>						
Memory	ROM/RAM		Refer to Tables 1.7 to 1.10 Product Lists.						
mennery	Data flash								
Power	Voltage detection	on circuit	Power-on reset						
Supply	renage deteene		<ul> <li>Voltage detection 3 (detection level of voltage detection 0 and voltage</li> </ul>						
Voltage			detection 1 selectable)						
Detection									
I/O Ports	Programmable	R8C/L35M Group	CMOS I/O ports: 41, selectable pull-up resistor						
., • • • • • •	I/O ports		High current drive ports: 5						
		R8C/L36M Group	CMOS I/O ports: 52, selectable pull-up resistor						
		· · · · · · · · · · · · · · · · · · ·	High current drive ports: 8						
		R8C/L38M Group	CMOS I/O ports: 68, selectable pull-up resistor						
			<ul> <li>High current drive ports: 8</li> </ul>						
		R8C/L3AM Group	CMOS I/O ports: 88, selectable pull-up resistor						
1100/20		····	High current drive ports: 16						
Clock Clock generation circu		n circuits	4 circuits: XIN clock oscillation circuit						
	g		XCIN clock oscillation circuit (32 kHz)						
			High-speed on-chip oscillator (with frequency adjustment function)						
			Low-speed on-chip oscillator						
			Oscillation stop detection:						
			XIN clock oscillation stop detection function						
			Frequency divider circuit:						
			Division ratio selectable from 1, 2, 4, 8, and 16						
			Low-power-consumption modes:						
			Standard operating mode (high-speed clock, low-speed clock, high-						
			speed on-chip oscillator, low-speed on-chip oscillator), wait mode,						
			stop mode, power-off mode						
			Real-time clock (timer RE)						
Interrupts		R8C/L35M Group	Number of interrupt vectors: 69						
		,	<ul> <li>External Interrupt: 9 (INT × 5, key input × 4)</li> </ul>						
			<ul> <li>Priority levels: 7 levels</li> </ul>						
		R8C/L36M Group	Number of interrupt vectors: 69						
			• External Interrupt: 12 (INT × 8, key input × 4)						
			Priority levels: 7 levels						
		R8C/L38M Group	Number of interrupt vectors: 69						
			<ul> <li>External Interrupt: 16 (INT × 8, key input × 8)</li> </ul>						
			<ul> <li>Priority levels: 7 levels</li> </ul>						
		R8C/L3AM Group							
		· · · · · · · · · · · · · · · · · · ·	• External Interrupt: 16 (INT × 8, key input × 8)						
			<ul> <li>Priority levels: 7 levels</li> </ul>						
Watchdog	Timer	1	• 14 bits × 1 (with prescaler)						
			Selectable reset start function						
			<ul> <li>Selectable low-speed on-chip oscillator for watchdog timer</li> </ul>						
DTC (Data	Transfer Control	ller)	1 channel						
2.0 (Bulu			Activation sources: 38						
			Transfer modes: 2 (normal mode, repeat mode)						
			nanoior modos. 2 (normal modo, repeat mode)						



Item	Function	Specification					
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mo period), event counter mode, pulse width m pulse period measurement mode					
	Timer RB	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), programmable v output), programmable one-shot generation shot generation mode					
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output (output: 3 pins), PWM2 mode (PWM output	compare function), PWM mode :: 1 pin)				
	Timer RD	16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output (output: 6 pins), reset synchronous PWM m 6 pins, sawtooth wave modulation), comple waveform output: 6 pins, triangular wave m output with fixed period: 2 pins)	compare function), PWM mode ode (three-phase waveform output: mentary PWM mode (three-phase				
	Timer RE	8 bits x 1 Real-time clock mode (counting of seconds output compare mode	, minutes, hours, days of week),				
	Timer RG	16 bits × 1 Phase-counting mode, timer mode (output compare function, input capture function), PWM mode (output: 1 pin)					
Serial	UART0, UART1	Clock synchronous serial I/O/UART × 2 chan	nels				
Interface	UART2	Clock synchronous serial I/O/UART, I <sup>2</sup> C mode multiprocessor communication function	e (I <sup>2</sup> C-bus),				
Synchronous Communication		1 (shared with I <sup>2</sup> C-bus)					
I <sup>2</sup> C bus	· · ·	1 (shared with SSU)					
LIN Module		Hardware LIN: 1 channel (timer RA, UART0 ι	used)				
A/D Converter	R8C/L35M Group	10-bit resolution × 12 channels, including san mode	nple and hold function, with sweep				
	R8C/L36M Group	10-bit resolution × 12 channels, including san mode	nple and hold function, with sweep				
	R8C/L38M Group	10-bit resolution × 16 channels, including san mode	nple and hold function, with sweep				
	R8C/L3AM Group	10-bit resolution × 20 channels, including san mode	nple and hold function, with sweep				
D/A Converter		8-bit resolution × 2 circuits					
Comparator A		<ul> <li>2 circuits (sheared with voltage monitor 1 ar</li> <li>External reference voltage input available</li> </ul>	nd voltage monitor 2)				
Comparator B		2 circuits					
LCD Drive	R8C/L35M Group	Common output: Max. 4 pins	Bias: 1/2, 1/3				
Control		Segment output: Max. 24 pins	Duty: static, 1/2, 1/3, 1/4				
Circuit	R8C/L36M Group	Common output: Max. 8 pins					
		Segment output: Max. 32 pins <sup>(1)</sup>					
	R8C/L38M Group	Common output: Max. 8 pins	Bias: 1/2, 1/3, 1/4				
		Segment output: Max. 48 pins <sup>(1)</sup>	Duty: static, 1/2, 1/3, 1/4, 1/8				
	R8C/L3AM Group	Common output: Max. 8 pins					
		Segment output: Max. 56 pins <sup>(1)</sup>					
		Voltage multiplier and dedicated regulator integrated					

Specifications (2) Table 1.5

Note: 1. This applies when four pins are selected for common output.



## 1.4 Pin Assignments

Figures 1.9 to 1.13 show Pin Assignments (Top View). Tables 1.11 to 1.13 list the Pin Name Information by Pin Number.









## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register banks.





## 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

## 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

## 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

## 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



## 3. Memory

Figure 3.1 is a Memory Map of each group. Each group has a 1-Mbyte address space from addresses 00000h to FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



RENESAS

### Figure 3.1 Memory Map

A al alua a a	Desister	Querra ha a l	After Deest
Address	Register	Symbol	After Reset
0240h	LCD Display Data Register	LRA48L	XXh
0241h	1	LRA49L	XXh
0242h	4	LRA50L	XXh
	4		
0243h		LRA51L	XXh
0244h		LRA52L	XXh
0245h	1	LRA53L	XXh
	4		XXXII
0246h		LRA54L	XXh
0247h		LRA55L	XXh
0248h			
0249h			
024Ah			
024Bh			
024Ch			
024Dh			
024Eh			
024Fh			
0250h			
0251h			
0252h			
0253h			
02001			
0254h			
0255h		I	
0256h		1	
0257h		1	<u> </u>
0258h			
0259h			
025Ah			
025Bh			
025Ch			
025Dh			
025Eh			
025Fh			
0260h			
0261h			
0262h			
0263h			
0264h			
0265h			
0266h			
0267h			
0268h			
0269h			
026Ah		I	
026Bh		1	
026Ch		1	<u> </u>
			<u> </u>
026Dh			
026Eh			
026Fh			
	L CD Dianlay Control Data Bagiatar		XXF
0270h	LCD Display Control Data Register	LRA0H	XXh
0271h		LRA1H	XXh
0272h	1	LRA2H	XXh
	4		
0273h	4	LRA3H	XXh
0274h		LRA4H	XXh
0275h		LRA5H	XXh
0276h	1	LRA6H	XXh
	4		
0277h		LRA7H	XXh
0278h		LRA8H	XXh
0279h	1	LRA9H	XXh
	4		
027Ah		LRA10H	XXh
027Bh		LRA11H	XXh
027Ch	1	LRA12H	XXh
027Dh		LRA13H	XXh
027Dh		LRA13H LRA14H LRA15H	XXh XXh XXh

SFR Information (10)<sup>(1)</sup> Table 4.10

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



## 5. Electrical Characteristics

## 5.1 Absolute Maximum Ratings

### Table 5.1 Absolute Maximum Ratings

Symbol	ymbol Paramete		Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
VI	Input voltage	XIN	XIN-XOUT oscillation on	-0.3 to 1.65	V
			(oscillation buffer ON) <sup>(1)</sup>		
		XIN	XIN-XOUT oscillation on	-0.3 to Vcc + 0.3	V
			(oscillation buffer OFF) <sup>(1)</sup>		
		VL1		-0.3 to VL2	V
		VL2	R8C/L35M	VL1 to VL4	V
			R8C/L36M, R8C/L38M, R8C/L3AM	VL1 to VL3	V
		VL3		VL2 to VL4	V
		VL4		VL3 to 6.5	V
		Other pins		-0.3 to Vcc + 0.3	V
Vo	Output voltage	XOUT	XIN-XOUT oscillation on	-0.3 to 1.65	V
			(oscillation buffer ON) <sup>(1)</sup>		
		XOUT	XIN-XOUT oscillation on	-0.3 to Vcc + 0.3	V
			(oscillation buffer OFF) (1)		
		VL1		-0.3 to VL2 (2)	V
		VL2	R8C/L35M	VL1 to VL4	V
			R8C/L36M, R8C/L38M, R8C/L3AM	VL1 to VL3	V
		VL3		VL2 to VL4	V
		VL4		-0.3 to 6.5	V
		CL1, CL2		-0.3 to 6.5	V
		COM0 to COM7		-0.3 to VL4	V
		SEG0 to SEG55		-0.3 to VL4	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	on	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambie	ent temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage tempera	ature		-65 to 150	°C

Notes:

1. For the register settings for each operation, refer to **7. I/O Ports** and **9. Clock Generation Circuit** in the User's Manual: Hardware.

2. The VL1 voltage should be VCC or below.



#### 5.2 **Recommended Operating Conditions**

Recommended Operating Conditions (VCC = 1.8 to 5.5 V and Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless Table 5.2 otherwise specified.)

Currente e l	Parameter			Canditiana		Standard		1.1.4.14	
Symbol		P	arameter		Conditions	Min.	Тур.	Max.	Unit
	Supply voltage					1.8	_	5.5	V
Vss/AVss	Supply voltage					—	0		V
Vih	Input "H" voltage	Other th	nan CMOS ii	nput	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.8 Vcc	_	Vcc	V
					$2.7~V \leq Vcc < 4.0~V$	0.8 Vcc	_	Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0.9 Vcc	_	Vcc	V
		CMOS	Inputlevel	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.5 Vcc		Vcc	V
		input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.55 Vcc	_	Vcc	V
			function		$1.8~V \leq Vcc < 2.7~V$	0.65 Vcc	_	Vcc	V
			(I/O port)	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.65 Vcc		Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.7 Vcc		Vcc	V
					$1.8~V \leq Vcc < 2.7~V$	0.8 Vcc	—	Vcc	V
				Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.85 Vcc		Vcc	V
				: 0.7 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.85 Vcc		Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0.85 Vcc		Vcc	V
VIL	Input "L" voltage	Other th	Other than CMOS input		$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	—	0.2 Vcc	V
					$2.7~V \leq Vcc < 4.0~V$	0	—	0.2 Vcc	V
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	0	_	0.05 Vcc	V
		CMOS	Input level	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0		0.2 Vcc	V
		input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0		0.2 Vcc	V
			function		$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0		0.2 Vcc	V
			(I/O port)	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	_	0.4 Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0	_	0.3 Vcc	V
					$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0	_	0.2 Vcc	V
				Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	_	0.55 Vcc	V
				: 0.7 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0	_	0.45 Vcc	V
					$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0	_	0.35 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of	all pins IOH(p	beak)		—		-160	mA
IOH(sum)	Average sum output "H" current	Sum of	all pins IOH(a	avg)		—		-80	mA
IOH(peak)	Peak output "H"	Port P1	0, P11 <sup>(2)</sup>			<b>—</b>	_	-40	mA
. ,	current	Other p				_		-10	mA
IOH(avg)	Average output		0, P11 <sup>(2)</sup>					-20	mA
- (- 5)	"H" current <sup>(1)</sup>	Other p				_	_	-5	mA
IOL(sum)	Peak sum output		all pins IOL(p	eak)		_	_	160	mA
	"L" current								
IOL(sum)	Average sum output "L" current		all pins IOL(a	ivg)		_		80	mA
IOL(peak)	Peak output "L"	Port P1	0, P11 <sup>(2)</sup>			_	_	40	mA
	current	Other p				_	_	10	mA
IOL(avg)	Average output		0, P11 <sup>(2)</sup>			—	-	20	mA
	"L" current (1)	Other p				_	—	5	mA
f(XIN)	XIN clock input of	scillation	frequency		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_		20	MHz
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	_		5	MHz
f(XCIN)	XCIN clock input				$1.8 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$	_	32.768	50	kHz
fOCO40M	When used as the timer RG <sup>(3)</sup>	e count s	ource for tim	ner RC, timer RD, or	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	32	_	40	MHz
fOCO-F	fOCO-F frequenc	у			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	<u> </u>	—	20	MHz
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	t —	—	5	MHz
_	System clock free	luency			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	<u> </u>	—	20	MHz
		-			$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	<u> </u>		5	MHz
f(BCLK)	CPU clock freque	ncy			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	<u> </u>		20	MHz
		-			$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	_		5	MHz

Notes:

The average output current indicates the average value of current measured during 100 ms. 1.

This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive 2. capacity is set to Low, the value of any other pin applies. fOCO40M can be used as the count source for timer RC, timer RD, or timer RG in the range of Vcc = 2.7 V to 5.5V.

3.

	r							0 11/1						-
Symbol	Parameter			llation	On-C Oscilla		CPU	Condition Low-Power-				tanda Typ.		Unit
			XIN (2)	XCIN	High-Speed (fOCO-F)	Low- Speed	Clock	Consumption Setting		Other	Min.	(3)	Max.	
lcc	Power supply	High- speed	5 MHz	Off	Off	125 kHz	No division	—			—	2.2	_	mA
	current (1)	clock mode	5 MHz	Off	Off	125 kHz	Divide- by-8	—			-	0.8	-	mA
		High- speed	Off	Off	5 MHz	125 kHz	No division	—			—	2.5	10	mΑ
		on-chip oscillator	Off	Off	5 MHz	125 kHz	Divide- by-8	—			—	1.7	—	mA
		mode	Off	Off	4 MHz	125 kHz	Divide- by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1			_	1	_	mA
		Low- speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide- by-8	FMR27 = 1 VCA20 = 0			_	90	300	μA
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0			_	90	400	μA
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation o	on RAM	_	45	—	μA
		Wait mode	Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instru Peripheral clock ope		_	15	90	μA
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru Peripheral clock off	ction is executed	_	4	80	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock off	LCD drive control circuit <sup>(4)</sup> When external division resistors are used	—	4	—	μA
								CM02 = 1 CM01 = 0	Timer RE operation in real-time clock mode	LCD drive control circuit <sup>(5)</sup> When the internal voltage multiplier is used	-	11	—	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru Peripheral clock off Timer RE operation	ction is executed in real-time clock mode	—	3.5	—	μA
		Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off		_	2.0	5.0	μA
			Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off		—	13	—	μA
		Power- off mode	Off	Off	Off	Off	—	—	Power-off 0 Topr = 25°C		—	0.02	0.2	μA
			Off	Off	Off	Off	—	_	Power-off 0 Topr = 85°C		-	0.3	-	μA
			Off	32 kHz	Off	Off	—	—	Power-off 1 Topr = 25°C		—	1.3	2.6	μA
			Off	32 kHz	Off	Off	—	—	Power-off 1 Topr = 85°C		-	1.7	—	μA

#### Table 5.23 DC Characteristics (6) [1.8 V $\leq$ Vcc < 2.7 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Notes: 1. 2. 3. 4.

Vcc = 1.8 V to 2.7 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 2.2 V VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. 5.

## 5.5 AC Characteristics

# Table 5.24Timing Requirements of Synchronous Serial Communication Unit (SSU)<br/>(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C<br/>(D version), unless otherwise specified.)

Cumhal	Parameter		Canditiana		Standard			
Symbol	Paramete	ſ	Conditions	Min.	Тур.	Max.	Unit	
tsucyc	SSCK clock cycle time	e		4	_	—	tcyc (1)	
tHI	SSCK clock "H" width			0.4	_	0.6	tsucyc	
tLO	SSCK clock "L" width			0.4	_	0.6	tsucyc	
trise	SSCK clock rising	Master		_	_	1	tcyc (1)	
	time	Slave		—	_	1	μS	
tFALL	SSCK clock falling	Master		—	_	1	tcyc (1)	
	time	Slave		—		1	μS	
tsu	SSO, SSI data input s	etup time		100	_	—	ns	
tн	SSO, SSI data input h	old time		1	_	—	tcyc (1)	
<b>t</b> LEAD	SCS setup time	Slave		1tcyc + 50	_	—	ns	
tlag	SCS hold time	Slave		1tcyc + 50	_	—	ns	
tod	SSO, SSI data output	delay time				1	tcyc (1)	
tsa	SSI slave access time	;	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	—	_	1.5tcyc + 100	ns	
			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	—	_	1.5tcyc + 200	ns	
tor	SSI slave out open time		$2.7~V \leq Vcc \leq 5.5~V$	—	—	1.5tcyc + 100	ns	
			1.8 V ≤ Vcc < 2.7 V	—		1.5tcyc + 200	ns	

Note:

1. 1tcyc = 1/f1(s)





RENESAS

## Table 5.25Timing Requirements of I²C bus Interface (1)<br/>(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version),<br/>unless otherwise specified.)

Symbol	Parameter	Condition	Sta	andard		Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
tSCL	SCL input cycle time		12tcyc + 600 (1)	—	—	ns
tSCLH	SCL input "H" width		3tcyc + 300 <sup>(1)</sup>	—	—	ns
tSCLL	SCL input "L" width		5tcyc + 500 (1)	_	—	ns
tsf	SCL, SDA input fall time		—	—	300	ns
tSP	SCL, SDA input spike pulse rejection time		—	_	1tcyc (1)	ns
tBUF	SDA input bus-free time		5tcyc (1)	_	—	ns
<b>t</b> STAH	Start condition input hold time		3tcyc (1)	—	—	ns
<b>t</b> STAS	Retransmit start condition input setup time		3tcyc (1)	_	—	ns
<b>t</b> STOP	Stop condition input setup time		3tcyc (1)	_	—	ns
tSDAS	Data input setup time		1tcyc + 40 (1)	_	-	ns
<b>t</b> SDAH	Data input hold time		10		—	ns

Note:

1. 1tcyc = 1/f1(s)





## Table 5.26External Clock Input (XIN, XCIN)<br/>(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version),<br/>unless otherwise specified.)

Symbol	Parameter	Vcc = 2.2V,	Topr = 25°C	Vcc = 3V, 7	Fopr = 25°C	Vcc = 5V, 7	Гopr = 25°C	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(XIN)	XIN input cycle time	200	_	50	_	50	—	ns
twh(xin)	XIN input "H" width	90	_	24	_	24	—	ns
twL(XIN)	XIN input "L" width	90	_	24	_	24	—	ns
tc(XCIN)	XCIN input cycle time	14	_	14	_	14	—	μs
tWH(XCIN)	XCIN input "H" width	7	_	7	_	7	—	μS
twl(xcin)	XCIN input "L" width	7	_	7	_	7	—	μS



## Figure 5.8 External Clock Input Timing Diagram

### Table 5.27 Timing Requirements of TRAIO

## (Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

	Parameter	Standard						
Symbol		Vcc = $2.2V$ , Topr = $25^{\circ}C$		Vcc = 3V, Topr = $25^{\circ}$ C		Vcc = 5V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TRAIO)	TRAIO input cycle time	500	—	300	—	100	—	ns
twh(traio)	TRAIO input "H" width	200	—	120	—	40	—	ns
twl(traio)	TRAIO input "L" width	200	_	120	_	40	—	ns



### Figure 5.9 Input Timing of TRAIO



# Table 5.28Timing Requirements of Serial Interface<br/>(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version),<br/>unless otherwise specified.)

	Parameter	Standard						
Symbol		Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(CK)	CLKi input cycle time	800	—	300	—	200	—	ns
tw(CKH)	CLKi input "H" width	400	—	150	—	100	—	ns
tW(CKL)	CLKi input "L" width	400	—	150	—	100	—	ns
td(C-Q)	TXDi output delay time	—	200	—	80	—	50	ns
th(C-Q)	TXDi hold time	0	—	0	—	0	—	ns
tsu(D-C)	RXDi input setup time	150	—	70		50	—	ns
th(C-D)	RXDi input hold time	90	—	90	—	90	—	ns

i = 0 to 2





## Table 5.29Timing Requirements of External Interrupt $\overline{INTi}$ (i = 0 to 7) and Key Input Interrupt $\overline{Kli}$ <br/>(i = 0 to 7)(i = 0 to 7)

(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

Symbol	Parameter	Standard						
		Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tw(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	_	380 (1)	—	250 (1)	—	ns
tw(INL)	INTi input "L" width, Kli input "L" width	1000 (2)		380 (2)	_	250 (2)	_	ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.11 Input Timing of External Interrupt INTi and Key Input Interrupt Kli

## **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics web site.









#### Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
  "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
  designed for life support.
- \*Specific\*: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and mafunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and mafunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



#### SALES OFFICES

#### **Renesas Electronics Corporation**

http://www.renesas.com

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-4000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Boume End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics Curope GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +44-1628-585-900 Renesas Electronics (Shanghai) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +486-12-4877-71818, Fax: +486-21-6877-71819, Fax: +486-21-6877-71818, Fax: +486-21-6876-71884 Renesas Electronics Taiwan Co., Ltd. 11 Faybourf: Faybourd, Fax: +480-21-685-6776 Renesas Electronics Korea Co., Ltd. 11F, Samik Lavied' on Billog, 720-2 Veoksam-Dong, Kangnam-Ku, Seoul 135-080, Ko