

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	68
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K × 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l38amdfa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Current of Jun 2011

Part No.	Internal RC	M Capacity	Internal RAM	Package Type	Remarks
	Program ROM	Data Flash	Capacity		
R5F2L367MNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A	N Version
R5F2L367MNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064GA-A	
R5F2L368MNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064KB-A	
R5F2L368MNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A	
R5F2L36AMNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36AMNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	
R5F2L36CMNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36CMNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	
R5F2L367MDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A	D Version
R5F2L367MDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064GA-A	
R5F2L368MDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064KB-A	
R5F2L368MDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064GA-A	
R5F2L36AMDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36AMDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	
R5F2L36CMDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064KB-A	
R5F2L36CMDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0064GA-A	

Table 1.8 Product List for R8C/L36M Group

Part No. R 5 F 2L 36 C M N FP Package type: FP: LQFP (0.50 mm pin pitch) FA: LQFP (0.80 mm pin pitch) Classification N: Operating ambient temperature -20°C to 85°C D: Operating ambient temperature -40°C to 85°C ROM capacity 7: 48 KB 8: 64 KB A: 96 KB C: 128 KB R8C/L36M Group R8C/Lx Series Memory type F: Flash memory Renesas MCU Renesas semiconductor

Figure 1.2 Correspondence of Part No., with Memory Size and Package of R8C/L36M Group

















1.5 Pin Functions

Tables 1.14 and 1.15 list Pin Functions for R8C/L3AM Group.

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	_	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	Ι	Driving this pin low resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
Power-off mode exit input	WKUP0	Ι	This pin is provided for input to exit the mode used in power-off mode. Connect to VSS when not using power-off mode.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic oscillator or a crystal oscillator between pins
XIN clock output	XOUT	0	XIN and XOUT. ⁽¹⁾ To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between pins XCIN and XCOUT. ⁽¹⁾
XCIN clock output	XCOUT	0	To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INTO to INT7	Ι	INT interrupt input pins.
Key input interrupt	KI0 to KI7	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	Ι	External clock input pin
Timer RE	TREO	0	Divided clock output pin
Timer RG	TRGCLKA, TRGCLKB	Ι	Timer RG input pins
	TRGIOA, TRGIOB	I/O	Timer RG I/O pins
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	-	Serial data input pins
	TXD0, TXD1, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin

 Table 1.14
 Pin Functions for R8C/L3AM Group (1)

I: Input O: Output I/O: Input and output

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.



Item	Pin Name	I/O Type	Description
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin for the A/D converter and the D/A converter
A/D converter	AN0 to AN11	I	A/D converter analog input pins
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator A	LVCMP1, LVCMP2	I	Comparator A analog voltage input pins
	LVREF	I	Comparator A reference voltage input pin
	LVCOUT1, LVCOUT2	0	Comparator A analog output pins
Comparator B	IVCMP1, IVCMP3	Ι	Comparator B analog voltage input pins
	IVREF1, IVREF3	Ι	Comparator B reference voltage input pins
Voltage detection circuit	LVCMP2	I	Detection target voltage input pin for voltage detection 2
I/O ports	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0, P5_3, P6_0 to P6_7 P7_0 to P7_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_3, P13_0 to P13_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. Ports P10_0 to P10_7 and P11_0 to P11_7 can be used as LED drive ports.
Segment output	SEG0 to SEG55	0	LCD segment output pins
Common output	COM0 to COM7	0	LCD common output pins
Voltage multiplier capacity connect pins	CL1, CL2	0	Connect pins for the LCD control voltage multiplier
LCD power supply	VL1	I/O	Apply the voltage: $0 \le VL1 \le VL2 \le VL3 \le VL4$.
	VL2 to VL4	Ι	VL1 can be used as the reference potential input or output pin when setting the voltage multiplier.
I: Input O: Outr	out I/O: Input ar	nd output	

Table 1.15	Pin Functions	for R8C/L3AM Group	(2)
------------	---------------	--------------------	-----

Note:

I/O: Input and output

1. Contact the oscillator manufacturer for oscillation characteristics.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register banks.





2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



Table 4.7	SFR Information ((7) (1)
-----------	-------------------	---------

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h			
0187h	Timer RG Pin Select Register	TRGPSR	00h
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh	Key Input Pin Select Register	KISR	00h
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h		0000	4444000
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR/ICDRT	
0195h	SS Transmit Data Register H (2)	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR/ICDRR	FFh
0197h	SS Receive Data Register H ⁽²⁾	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH/ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 ⁽²⁾	SSCRL/ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register ⁽²⁾	SSMR/ICMR	00010000b/00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register ⁽²⁾	SSER/ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR/ICSR	00b/0000X000b
0100h	SS Mode Progister 2 / Slave Address Projector (2)	SSMR2/SAR	00b
01956	33 Mode Register 27 Slave Address Register (-)	0011112/0/111	0011
019Eh			
0140b			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
UIBBh			
01BCh			
01BDh			
UIBEN			
01BFh			

X: Undefined Notes: 1. Blank spaces are reserved. No access is allowed. 2. Selectable by the IICSEL bit in the SSUIICSR register.

Address	Register	Symbol	After Reset
0200h	LCD Control Register	LCR0	00h
0201h	LCD Bias Control Register	LCR1	00h
0202h	LCD Display Control Register	LCR2	X000000b
0203h	LCD Clock Control Register	LCR3	00h
0204h	5		
0205h			
0206h	LCD Port Select Register 0	LSE0	00h
0207h	LCD Port Select Register 1	LSE1	00h
0208h	LCD Port Select Register 2	LSE2	00h
0209h	LCD Port Select Register 3	LSE3	00h
020Ah	LCD Port Select Register 4	LSE4	00h
020Bh	LCD Port Select Register 5	LSE5	00h
020Ch	LCD Port Select Register 6	LSE6	00h
020Dh	LCD Port Select Register 7	LSE7	00h
020Eh			
020Fh			
0210h	LCD Display Data Register	LRA0L	XXh
0211h		LRA1L	XXh
0212h		LRA2L	XXh
0213h		LRA3L	XXh
0214h		LRA4L	XXh
0215h		LRA5L	XXh
0216h		LRA6L	XXh
0217h		LRA7L	XXh
0218h		LRA8L	XXh
0219h		LRA9L	XXh
021Ah		LRA10L	XXh
021Bh		LRA11L	XXh
021Ch		LRA12L	XXh
021Dh		LRA13L	XXh
021Eh		LRA14L	XXh
021Fh		LRA15L	XXh
0220h		LRA16L	XXh
0221h		LRA17L	XXh
0222h		LRA18L	XXh
0223h		LRA19L	XXh
0224h		LRA20L	XXh
0225h		LRA21L	XXh
0226h		LRA22L	XXh
0227h		LRA23L	XXh
0228h		LRA24L	XXh
0229h		LRA25L	XXh
022Ah		LRA26L	XXh
022Bh		LRA27L	XXh
022Ch		LKA28L	XXN
022Dh		LKA29L	
022Eh		LKA30L	XXN
022FN		LKAJIL	
0230h		LKA32L	
0231N			
02320			
02330			
02340			
023011			XXh
023011			AAII YYh
023/11			XXh
023011			XXh
023911			XXh
023AII 023Rh			XXh
023Ch			XXh
023Dh			XXh
023Eh			XXh
023Eh			XXh
020111			77741

SFR Information (9) ⁽¹⁾ Table 4.9

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



Address	Register	Symbol	After Reset
0240h	LCD Display Data Register	LRA48L	XXh
0241h		I RA49I	XXh
0242h	4		YYh
024211			
0243N		LRASIL	XXN
0244h		LRA52L	XXh
0245h		LRA53L	XXh
0246h		LRA54L	XXh
0247h		I RA55I	XXh
02486		EIGIOOE	7041
02401			
0249h			
024Ah			
024Bh			
024Ch			
024Dh			
021Eh			
024EII			
024FN			
0250h			
0251h			
0252h			
0253h			
0254h			
02556			
02050			
0256h			
0257h			
0258h			
0259h			
025Ah			
025Rh			
02501			
025Ch			
025Dh			
025Eh			
025Fh			
0260h			
0261h			
02011			
0262N			
0263h			
0264h			
0265h			
0266h			
0267h			
02696			
020011			
0269h			
026Ah			
026Bh			
026Ch			
026Dh			<u> </u>
026Eb			
02656			
020F11	L CD Diaplay Cantral Data Degister		VVb
0270h	LCD Display Control Data Register	LKAUH	AAD
0271h		LRA1H	XXh
0272h		LRA2H	XXh
0273h		LRA3H	XXh
0274h	1	LRA4H	XXh
0275h	4	I RA5H	XXh
02766	4		YYh
02/011	4		
0277h	4	LKA/H	XXN
0278h		LRA8H	XXh
0279h		LRA9H	XXh
027Ah	1	LRA10H	XXh
027Rh	1	I RA11H	XXh
02706	4		YYh
02701	4		
027Dh	4	LKA13H	XXN
027Eh		LRA14H	XXh
027Fh		LRA15H	XXh

SFR Information (10)⁽¹⁾ Table 4.10

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
207111			
2072h			XXN
2C73h			XXh
2C74h			XXh
2C75h			XXh
2070h			XXh
20760			AAN
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C74h			XXh
2C7Bh	1		XXh
2070h			XVh
20701			
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h	1		XXh
2002h			XXh
200311			
2084h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2000h		2.020	YYh
200311			XXh
200A11			
2C8Bh			XXN
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
20301		DICDIO	
209111			
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
2009h	DTC Control Data 11	DTCD11	YVh
20901		DICDII	
2099n			
2C9Ah			XXh
2C9Bh		1	XXh
2C9Ch		1	XXh
2C9Dh			XXh
2C9Eh	1		XXh
2C9Fh		1	XXh
2CA0b	DTC Control Data 12	DTCD12	XXh
20/10/1		010012	
ZCAIN			
2CA2h		1	XXh
2CA3h		1	XXh
2CA4h			XXh
2CA5h		1	XXh
2CA6h		1	XXh
2CA7h		1	XXh
2000	DTC Control Data 12	DTCD12	VVh
	Die Control Data 13	010013	
2CA9n			XXN
2CAAh			XXh
2CABh		1	XXh
2CACh			XXh
2CADh		1	XXh
2CAFh		1	XXh
20/10			YYh
		1	

SFR Information (14)⁽¹⁾ Table 4.14

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



5.2 **Recommended Operating Conditions**

Recommended Operating Conditions (VCC = 1.8 to 5.5 V and Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless Table 5.2 otherwise specified.)

Symbol		D	aramotor		Conditions		Llnit		
Symbol		F	arameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					1.8	_	5.5	V
Vss/AVss	Supply voltage					_	0	_	V
Vih	Input "H" voltage	Other th	nan CMOS ir	tuar	$4.0 V \le Vcc \le 5.5 V$	0.8 Vcc	_	Vcc	V
	1			F	2.7 V < Vcc < 4.0 V	0.8 Vcc	_	Vcc	V
					$1.8 V \le Vcc \le 2.7 V$	0.9 Vcc		Vcc	V
		CMOS	Inputlevel	Input level selection	$4.0 V \le Vcc \le 5.5 V$	0.5 Vcc		Vcc	V
		input	switching	· 0 35 Vcc	$27V \le Vcc \le 40V$	0.0 VCC		Vcc	v
		input	function	. 0.00 VCC	$2.7 V \le V \le 4.0 V$	0.55 VCC	_	VCC	V
			(I/O port)	Input loval calentian	$1.0 V \leq V \leq 2.7 V$	0.05 VCC		VCC	V
			($4.0 \ \forall \leq \forall CC \leq 5.3 \ \forall$			VCC	V
				. 0.5 VCC	$2.7 \text{ V} \leq \text{VCC} < 4.0 \text{ V}$		_	VCC	V
					$1.8 V \le VCC < 2.7 V$	0.8 VCC		VCC	V
				Input level selection	$4.0 V \leq Vcc \leq 5.5 V$	0.85 Vcc	_	Vcc	V
				: 0.7 Vcc	$2.7 V \le Vcc < 4.0 V$	0.85 Vcc	—	Vcc	V
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0.85 Vcc		Vcc	V
VIL	Input "L" voltage	Other th	nan CMOS ir	nput	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	_	0.2 Vcc	V
					$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0	—	0.2 Vcc	V
					$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0	—	0.05 Vcc	V
		CMOS	Inputlevel	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	—	0.2 Vcc	V
		input	switching	: 0.35 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0		0.2 Vcc	V
			function		$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0	-	0.2 Vcc	V
			(I/O port)	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	_	0.4 Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
				Input level selection	$4.0 V \le Vcc \le 5.5 V$	0		0.55 Vcc	V
			: 0.7 Vcc		$2.7 V \le Vcc \le 4.0 V$	0		0.45 Vcc	V
					$1.8 V \le V \le 2.7 V$	0		0.35 Vcc	V
IOH(sum)	Peak sum output	Sum of	all pins lour	(eak)	1.0 1 2 100 (2.1 1	_		-160	mΑ
IOI (Sulli)	"H" current	Outil Of		Jeak)				100	шд
IOH(sum)	Average sum	Sum of	all nins IOH(s	240)				-80	mΑ
IOI (Sulli)	output "H" current	Outil Of		wg)				00	ШA
	Peak output "H"	Port P1	0 P11 (2)					40	mΔ
IOI (peak)	current	Othern	0, F 11 (=/					-40	mA
leur x		Other p						-10	IIIA
IOH(avg)	Average output	Port P1	0, P11 (2)			—		-20	mA
	"H" current (1)	Other p	ins			_	_	-5	mA
IOL(sum)	Peak sum output	Sum of	all pins IOL(p	eak)		—	—	160	mA
	"L" current	_							
IOL(sum)	Average sum	Sum of	all pins IOL(a	vg)		-	—	80	mA
ļ	output "L" current		(-)						
IOL(peak)	Peak output "L"	Port P1	0, P11 ⁽²⁾			—	—	40	mA
	current	Other p	ins			—		10	mA
IOL(avg)	Average output	Port P1	0, P11 ⁽²⁾				—	20	mA
	"L" current (1)	Other p	ins			—		5	mA
f(XIN)	XIN clock input of	scillation	frequency		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	—	—	20	MHz
			-		$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	—	—	5	MHz
f(XCIN)	XCIN clock input	oscillatio	n frequency		$1.8 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_	32.768	50	kHz
fOCO40M	When used as the	e count s	ource for tim	ner RC, timer RD, or	2.7 V ≤ Vcc ≤ 5.5 V	32		40	MHz
	timer RG (3)			, -				-	
fOCO-F	fOCO-F frequenc	v			$2.7 V \le V_{CC} \le 5.5 V$			20	MH7
		,			$1.8 V < V_{CC} > 2.7 V$		<u> </u>	5	MH7
	System clock free	luency			27 V < Vcc < 55 V		<u> </u>	20	MH7
	Cystom clock net	lacincy			18 V < V co > 0.0 V			5	MH-
frontie	CDLL clock from:	2001			$1.0 V \ge V = V = 2.1 V$			20	
I(BCLK)	CPU Clock freque	псу			$2.1 V \leq V C C \leq 5.5 V$		_	20	
					$1.8 V \le VCC < 2.7 V$	—	—	5	MHZ

Notes:

The average output current indicates the average value of current measured during 100 ms. 1.

This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive 2. capacity is set to Low, the value of any other pin applies. fOCO40M can be used as the count source for timer RC, timer RD, or timer RG in the range of Vcc = 2.7 V to 5.5V.

3.

Table 5.4D/A Converter Characteristics
(Vcc/AVcc = Vref = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C
(D version), unless otherwise specified.)

Symbol	Baramator	Conditions		Linit		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Onit
—	Resolution		_	—	8	Bit
—	Absolute accuracy		—	—	2.5	LSB
tsu	Setup time		—	—	3	μS
Ro	Output resistor		—	6	—	kΩ
l∨ref	Reference power input current	(Note 1)		_	1.5	mA

Note:

1. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

Table 5.5 Comparator A Characteristics

(Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Linit		
Symbol	i arameter	Condition	Min.	Тур.	Max.	Onit
LVREF	External reference voltage input range		1.4	-	Vcc	V
LVCMP1,	External comparison voltage input		-0.3	-	Vcc + 0.3	V
LVCMP2	range					
-	Offset		-	50	200	mV
-	Comparator output delay time (1)	At falling, VI = Vref – 100 mV	-	3	-	μS
		At falling, $VI = Vref - 1 V$ or below	-	1.5	-	μs
		At rising, VI = Vref + 100 mV	-	2	1	μS
		At rising, VI = Vref + 1 V or above	-	0.5	1	μS
_	Comparator operating current	Vcc = 5.0 V	-	0.5	1	μΑ

Note:

1. When the digital filter is disabled.

Table 5.6 Comparator B Characteristics

(Vcc = 2.7 to 5.5 V and Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless
otherwise specified.)

Symbol	Baramotor	Condition		Linit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Unit
Vref	IVREF1, IVREF3 input reference voltage		0	_	Vcc - 1.4	V
Vi	IVCMP1, IVCMP3 input voltage		-0.3	_	Vcc + 0.3	V
—	Offset		_	5	100	mV
td	Comparator output delay time (1)	VI = Vref ± 100 mV	_	0.1	—	μs
Ісмр	Comparator operating current	Vcc = 5.0 V		17.5	_	μΑ

Note:

1. When the digital filter is disabled.



Symbol	Paramotor	Conditions		Lloit			
Symbol	Falametei	Conditions	Min.	Тур.	Typ. Max.		
_	Program/erase endurance (1)		1,000 (2)	_	—	times	
—	Byte program time		—	80	500	μS	
_	Word program time		-	120	750	μS	
_	Block erase time		-	0.3	—	S	
td(SR-SUS)	Time delay from suspend request until		-	_	5 + CPU clock	ms	
	suspend				× 3 cycles		
_	Interval from erase start/restart until		0			ms	
	following suspend request						
_	Time from suspend until erase restart		Ι	Ι	30+CPU clock	μS	
					× 1 cycle		
td(CMDRST-	Time from when command is forcibly				30+CPU clock	μS	
READY)	terminated until reading is enabled				× 1 cycle		
_	Program, erase voltage		2.7	_	5.5	V	
_	Read voltage		1.8	_	5.5	V	
	Program, erase temperature		0		60	°C	
	Data hold time ⁽⁶⁾	Ambient temperature = 55°C	20		_	year	

Table 5.7Flash Memory (Program ROM) Characteristics
(Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.)

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
 In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

6. The data hold time includes time that the power supply is off or the clock is not supplied.



Symbol	Pa	ramator	Condition	S	Llnit			
Symbol	га	Tamelei	Condition	Min.	Тур.	Max.	Onic	
Vон	Output "H" voltage	Port P10, P11 (1)	Iон = -5 mA	Vcc - 0.5	_	Vcc	V	
		Other pins	Iон = –1 mA	Vcc - 0.5	_	Vcc	V	
		XOUT	Іон = –200 μА	1.0	_	—	V	
Vol	Output "L" voltage	Port P10, P11 ⁽¹⁾	IOL = 5 mA	—	_	0.5	V	
	Other pins		IOL = 1 mA	—	—	0.5	V	
		XOUT	ΙΟL = 200 μΑ	—	_	0.5	V	
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOA, TRCIOB, TRDIOA0, TRDIOB0, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOB0, TRDIOC1, TRDIOD1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO		0.05	0.4		V	
		RESET, WKUP0		0.1	0.8		V	
Ін	Input "H" current		VI = 3.0 V, Vcc = 3.0 V	—	_	5.0	μA	
lı∟	Input "L" current		VI = 0 V, Vcc = 3.0 V	—	—	-5.0	μA	
Rpullup	Pull-up resistance	r	VI = 0 V, Vcc = 3.0 V	30	100	170	kΩ	
Rfxin	Feedback resistance	XIN		—	0.3	—	MΩ	
RfxCIN	Feedback resistance	XCIN		—	14	_	MΩ	
VRAM	RAM hold voltage	•	During stop mode	1.8	_	—	V	

Table 5.20DC Characteristics (3) $[2.7 V \le Vcc < 4.0 V]$
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.



			Condition							Standar		rd		
Symbol	Parameter		Osci Cii XIN	llation rcuit	On-C Oscilla High-Speed	hip ator Low-	CPU Clock	Low-Power- Consumption Setting	о	ther	Min.	Тур. (3)	Max.	Unit
lcc	Power	High-	(2) 20	Off	(fOCÓ-F) Off	Speed 125	No				_	7.0	14.5	mA
	supply current ⁽¹⁾	ipply speed irrent ⁽¹⁾ clock	MHz 10	Off	Off	kHz 125	division No				_	3.6	10	mA
		mode	MHz 20	Off	Off	kHz 125	division Divide-				_	3.0		mA
			MHz 10	Off	Off	kHz	by-8 Divide-				_	15	<u> </u>	mΑ
		Llinh	MHz	011		kHz	by-8					7.0	445	
		speed	Оп	Оп	20 MHZ	125 kHz	NO division				_	7.0	14.5	mA
		oscillator	Off	Off	20 MHz	125 kHz	Divide- by-8	—			_	3.0		mA
		mode	Off	Off	10 MHz	125 kHz	No division	—				4.0		mA
			Off	Off	10 MHz	125 kHz	Divide- by-8	—			—	1.7		mA
			Off	Off	4 MHz	125 kHz	Divide- by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1			—	1		mA
		Low- speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide- by-8	FMR27 = 1 VCA20 = 0				85	390	μA
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0			_	90	400	μA
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation or	n RAM	_	50	_	μA
	Wai	Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruc Peripheral clock oper	tion is executed ation	—	15	90	μA
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruc Peripheral clock off	tion is executed	—	5	80	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock off	LCD drive control circuit ⁽⁴⁾ When external division resistors are used	—	5		μA
								CM02 = 1 CM01 = 0	in real-time clock mode	LCD drive control circuit ⁽⁵⁾ When the internal voltage multiplier is used	_	11		μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruc Peripheral clock off Timer RE operation in	tion is executed n real-time clock mode	_	3.5		μA
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off		—	2	5.0	μA
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off		_	13.0		μA
		Power- off mode	Off	Off	Off	Off	-	-	Power-off 0 Topr = 25°C		—	0.02	0.2	μA
		on mode	Off	Off	Off	Off	-	-	Power-off 0 Topr = 85°C		-	0.3	_	μA
			Off	32 kHz	Off	Off	-	—	Power-off 1 Topr = 25°C		—	1.4	2.8	μA
			Off	32 kHz	Off	Off	-	—	Power-off 1 Topr = 85°C		—	1.8	-	μA

Table 5.21 DC Characteristics (4) [2.7 V \leq Vcc < 4.0 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Notes: 1. 2. 3. 4.

Vcc = 2.7 V to 4.0 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 3.0 V VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. 5.



			Condition								S	tanda	rd	
Symbol	ool Parameter		Osci Cii	illation rcuit	On-C Oscilla High-Speed	hip ator	CPU Clock	Low-Power- Consumption	(Other	Min.	Typ.	Max.	Unit
			(2)	XCIN	(fOCO-F)	Speed	Clock	Setting				(-)		
lcc	Power supply	High- speed	5 MHz	Off	Off	125 kHz	No division	—			—	2.2	_	mA
	current (1)	clock	5	Off	Off	125	Divide-	—			_	0.8	—	mA
		High-	Off	Off	5 MHz	кнz 125	No	—			_	2.5	10	mA
		speed on-chip	Off	Off	5 MHz	kHz 125	division Divide-	_			_	1.7	_	mA
		oscillator mode	Off	Off	4 MHz	kHz	by-8 Divide-	MSTIIC - 1			_	1	_	mΔ
			011		1 1011 12	kHz	by-16	MSTTRD = 1 MSTTRC = 1 MSTTRG = 1						
		Low- speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide- by-8	FMR27 = 1 VCA20 = 0				90	300	μA
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0				90	400	μA
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation of	on RAM	-	45	-	μA
	Wait mode	Wait mode	Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instru Peripheral clock ope	ction is executed eration		15	90	μA
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru Peripheral clock off	ction is executed		4	80	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock off	LCD drive control circuit ⁽⁴⁾ When external division resistors are used		4	_	μΑ
								CM02 = 1 CM01 = 0	Timer RE operation in real-time clock mode	LCD drive control circuit ⁽⁵⁾ When the internal voltage multiplier is used		11	_	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru Peripheral clock off Timer RE operation	ction is executed in real-time clock mode		3.5	_	μA
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off			2.0	5.0	μA
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off		_	13	-	μA
		Power- off mode	Off	Off	Off	Off	-	—	Power-off 0 Topr = 25°C		—	0.02	0.2	μΑ
		5	Off	Off	Off	Off	-	—	Power-off 0 Topr = 85°C		-	0.3	—	μΑ
			Off	32 kH7	Off	Off	-	—	Power-off 1 Topr = 25° C		—	1.3	2.6	μΑ
			Off	32 kHz	Off	Off	-	—	Power-off 1		—	1.7	—	μΑ

Table 5.23 DC Characteristics (6) [1.8 V \leq Vcc < 2.7 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Notes: 1. 2. 3. 4.

Vcc = 1.8 V to 2.7 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 2.2 V VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment selected, and segment and common output pins are open. 5.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics and the prior written consent of Renesas Electronics. The recommended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools
- personal electronic equipment; and industrial robots.
 "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically
 designed for life support.
- *Specific*: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and mafunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and mafunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

 Renesas Electronics America Inc.

 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A.

 Tel: +1-408-588-6000, Fax: +1-408-588-6130

 Renesas Electronics Canada Limited

 1011 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada

 Tel: +1-905-898-5441, Fax: +1-905-898-3220

 Renesas Electronics Europe Limited

 Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K

 Tel: +44-1628-585-100, Fax: +44-1628-585-900

 Renesas Electronics Europe GmbH

 Arcadiastrasse 10, 40472 Düsseldorf, Germany

 Tel: +49-211-65030, Fax: +44-1628-585-900

 Renesas Electronics (China) Co., Ltd.

 The Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China

 Tel: +49-211-65030, Fax: +480-21-6857-7639

 Renesas Electronics (Shanghai) Co., Ltd.

 Unit 204, 205, A21A Center, No. 1233 Lujiazul Ring Rd., Pudong District, Shanghai 200120, China

 Tel: +480-10-867-7858 / -7898

 Renesas Electronics Hong Kong Limited

 Unit 1001-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

 Tel: +480-2-867-7858 / -7898

 Renesas Electronics Taiwan Co., Ltd.

 15F, No. 363, Fu Shing North Road, Taipei, Taiwan

 15F, No. 363, Fu Shing North Road, Taipei, Taiwan

 15F, No. 363, F