



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I²C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	68
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l38amnfa-v0

Table 1.6 Specifications (3)

Item	Specification
Flash Memory	<ul style="list-style-type: none"> • Programming and erasure voltage: VCC = 2.7 to 5.5 V • Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) • Program security: ROM code protect, ID code check • On-chip debug functions • On-board flash rewrite function • Background operation (BGO) function
Operating Frequency/ Supply Voltage	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Current Consumption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.6 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 μ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2 μ A (VCC = 3.0 V, stop mode) Typ. 1.4 μ A (VCC = 3.0 V, power-off mode, timer RE enabled) Typ. 0.02 μ A (VCC = 3.0 V, power-off mode, timer RE disabled)
Operating Ambient Temperature	-20 to 85°C (N version) -40 to 85°C (D version) ⁽¹⁾

Note:

1. Specify the D version if D version functions are to be used.




Figure 1.7 Block Diagram of R8C/L38M Group

1.4 Pin Assignments

Figures 1.9 to 1.13 show Pin Assignments (Top View). Tables 1.11 to 1.13 list the Pin Name Information by Pin Number.





Figure 1.9 Pin Assignment (Top View) of PLQP0052JA-A Package

**Figure 1.11 Pin Assignment (Top View) of PLQP0080KB-A and PLQP0080JA-A Packages**




Figure 1.12 Pin Assignment (Top View) of PLQP0100KB-A Package

Table 1.11 Pin Name Information by Pin Number (1)

Pin Number				Control Pin	Port	I/O Pin Functions for Peripheral Modules						
L3AM (Note 2)	L38M	L36M	L35M			Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator A, Comparator B, Voltage Detection Circuit	LCD drive control circuit
1 [3]	80	61	51		P13_3			CLK0			AN3/LVCMPP2	
2 [4]	1	62	52		P13_2			RXD0			AN2/LVCMPP1	
3 [5]	2	63	1		P13_1			TXD0			AN1/DA1/LVREF	
4 [6]	3	64	2		P13_0						AN0/DA0	
5 [7]	4	1	3	WKUP0								
6 [8]	5	2	4	VREF								
7 [9]	6	3	5	MODE								
8 [10]	7	4	6	XCIN								
9 [11]	8	5	7	XCOOUT								
10 [12]	9	6	8	RESET								
11 [13]	10	7	9	XOUT	P12_1							
12 [14]	11	8	10	VSS/ AVSS								
13 [15]	12	9	11	XIN	P12_0							
14 [16]	13	10	12	VCC/ AVCC								
15 [17]	14	11			P11_7	(INT7)	TREO				(ADTRG)	
16 [18]	15	12			P11_6	(INT6)	TRBO					
17 [19]	16	13			P11_5	(INT5)	TRAO					
18 [20]	17	14	13		P11_4	(INT4)	TRAIO	(RXD0)				
19 [21]	18	15	14		P11_3	(INT3)		(CTS2/RTS2)	SCS		IVCMP3	
20 [22]	19	16	15		P11_2	(INT2)		(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	IVREF3	
21 [23]	20	17	16		P11_1	(INT1)		(RXD2/SCL2/ TXD2/SDA2)	SSI		IVCMP1/LVCOUT2	
22 [24]	21	18	17		P11_0	(INT0)		(CLK2)	SSCK	SCL	IVREF1/LVCOUT1	
23 [25]					P10_7	(KI7)	(TRDIOD1)					
24 [26]					P10_6	(KI6)	(TRDIOC1)					
25 [27]					P10_5	(KI5)	(TRDIOB1)					
26 [28]					P10_4	(KI4)	(TRDIOA1)					
27 [29]					P10_3	(KI3)	(TRDIOD0)					
28 [30]					P10_2	(KI2)	(TRDIOC0)					
29 [31]					P10_1	(KI1)	(TRDIOB0)					
30 [32]					P10_0	(KI0)	(TRDIOA0/ TRDCLK)					
31 [33]	22	19	18		P7_7						COM0	
32 [34]	23	20	19		P7_6						COM1	
33 [35]	24	21	20		P7_5						COM2	
34 [36]	25	22	21		P7_4						COM3	
35 [37]	26	23			P7_3						SEG55/ COM4	
36 [38]	27	24			P7_2						SEG54/ COM5	
37 [39]	28	25			P7_1						SEG53/ COM6	
38 [40]	29	26			P7_0						SEG52/ COM7	
39 [41]	30				P6_7		TRDIOD1				SEG51	

Notes:

1. The pin in parentheses can be assigned by a program.
2. The number in brackets indicates the pin number for the 100P6F package.

Table 1.12 Pin Name Information by Pin Number (2)

L3AM (Note 2)	L38M	L36M	L35M	Control Pin	Port	I/O Pin Functions for Peripheral Modules						
						Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator A, Comparator B, Voltage Detection Circuit	LCD drive control circuit
40 [42]	31			P6_6		TRDIOC1						SEG50
41 [43]	32			P6_5		TRDIOB1						SEG49
42 [44]	33			P6_4		TRDIA1						SEG48
43 [45]	34			P6_3		TRDIOD0						SEG47
44 [46]	35			P6_2		TRDIOC0						SEG46
45 [47]	36			P6_1		TRDIOB0						SEG45
46 [48]	37			P6_0		TRDIA0/ TRDCLK						SEG44
47 [49]				P5_3								SEG43
48 [50]				P5_2								SEG42
49 [51]				P5_1								SEG41
50 [52]				P5_0								SEG40
51 [53]	38	27	22	P4_7		TRCIOD/ TRCIOB						SEG39
52 [54]	39	28	23	P4_6		TRCIOC/ TRCIOB						SEG38
53 [55]	40	29	24	P4_5		TRCIOB						SEG37
54 [56]	41	30	25	P4_4		TRCIOA/ TRCTRG						SEG36
55 [57]	42	31	26	P4_3		TRCCLK/ TRCTRG						SEG35
56 [58]	43	32	27	P4_2			CLK1					SEG34
57 [59]	44	33	28	P4_1			RXD1					SEG33
58 [60]	45	34	29	P4_0			TXD1					SEG32
59 [61]	46	35		P3_7	INT7	TRCTRG				ADTRG		SEG31
60 [62]	47	36		P3_6	INT6							SEG30
61 [63]	48	37		P3_5	INT5							SEG29
62 [64]	49	38		P3_4	INT4							SEG28
63 [65]	50	39	30	P3_3	INT3							SEG27
64 [66]	51	40	31	P3_2	INT2							SEG26
65 [67]	52	41	32	P3_1	INT1							SEG25
66 [68]	53	42	33	P3_0	INT0							SEG24
67 [69]	54	43	34	P2_7	KI7							SEG23
68 [70]	55	44	35	P2_6	KI6							SEG22
69 [71]	56	45	36	P2_5	KI5							SEG21
70 [72]	57	46	37	P2_4	KI4							SEG20
71 [73]	58			P2_3	KI3							SEG19
72 [74]	59			P2_2	KI2							SEG18
73 [75]	60			P2_1	KI1							SEG17
74 [76]	61			P2_0	KI0							SEG16
75 [77]				P1_7								SEG15
76 [78]				P1_6								SEG14
77 [79]				P1_5								SEG13
78 [80]				P1_4								SEG12
79 [81]	62			P1_3						AN15		SEG11
80 [82]	63			P1_2						AN14		SEG10
81 [83]	64			P1_1						AN13		SEG9
82 [84]	65			P1_0						AN12		SEG8
83 [85]	66	47	38	P0_7						AN11		SEG7
84 [86]	67	48	39	P0_6						AN10		SEG6

Notes:

1. The pin in parentheses can be assigned by a program.
2. The number in brackets indicates the pin number for the 100P6F package.

Table 1.13 Pin Name Information by Pin Number (3)

Pin Number				Control Pin	Port	I/O Pin Functions for Peripheral Modules						
L3AM (Note 2)	L38M	L36M	L35M			Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator A, Comparator B, Voltage Detection Circuit	LCD drive control circuit
85 [87]	68	49	40		P0_5						AN9	SEG5
86 [88]	69	50	41		P0_4						AN8	SEG4
87 [89]	70	51	42		P0_3						AN7	SEG3
88 [90]	71	52	43		P0_2						AN6	SEG2
89 [91]	72	53	44		P0_1						AN5	SEG1
90 [92]	73	54	45		P0_0						AN4	SEG0
91 [93]	74	55	46									VL1
92 [94]	75	56	47									VL2
93 [95]	76	57										VL3
94 [96]	77	58	48		P12_3							CL2
95 [97]	78	59	49		P12_2							CL1
96 [98]	79	60	50									VL4
97 [99]					P13_7		TRGCLKB				AN19	
98 [100]					P13_6		TRGIOB				AN18	
99 [1]					P13_5		TRGCLKA				AN17	
100 [2]					P13_4		TRGIOA				AN16	

Notes:

1. The pin in parentheses can be assigned by a program.
2. The number in brackets indicates the pin number for the 100P6F package.

1.5 Pin Functions

Tables 1.14 and 1.15 list Pin Functions for R8C/L3AM Group.

Table 1.14 Pin Functions for R8C/L3AM Group (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	—	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	—	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Driving this pin low resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
Power-off mode exit input	WKUP0	I	This pin is provided for input to exit the mode used in power-off mode. Connect to VSS when not using power-off mode.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic oscillator or a crystal oscillator between pins XIN and XOUT. (1) To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XIN clock output	XOUT	O	XIN and XOUT. (1) To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between pins XCIN and XCOUT. (1) To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
XCIN clock output	XCOUT	O	To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INT0 to INT7	I	INT interrupt input pins.
Key input interrupt	KI0 to KI7	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	O	Timer RA output pin
Timer RB	TRBO	O	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDILOC0, TRDILOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	O	Divided clock output pin
Timer RG	TRGCLKA, TRGCLKB	I	Timer RG input pins
	TRGIOA, TRGIOB	I/O	Timer RG I/O pins
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	O	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	O	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin

I: Input O: Output I/O: Input and output

Note:

- Contact the oscillator manufacturer for oscillation characteristics.

Table 1.15 Pin Functions for R8C/L3AM Group (2)

Item	Pin Name	I/O Type	Description
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin for the A/D converter and the D/A converter
A/D converter	AN0 to AN11	I	A/D converter analog input pins
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	O	D/A converter output pins
Comparator A	LVCMP1, LVCMP2	I	Comparator A analog voltage input pins
	LVREF	I	Comparator A reference voltage input pin
	LVCOUT1, LVCOUT2	O	Comparator A analog output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
Voltage detection circuit	LVCMP2	I	Detection target voltage input pin for voltage detection 2
I/O ports	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0, P5_3, P6_0 to P6_7 P7_0 to P7_7, P10_0 to P10_7, P11_0 to P11_7, P12_0 to P12_3, P13_0 to P13_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. Ports P10_0 to P10_7 and P11_0 to P11_7 can be used as LED drive ports.
Segment output	SEG0 to SEG55	O	LCD segment output pins
Common output	COM0 to COM7	O	LCD common output pins
Voltage multiplier capacity connect pins	CL1, CL2	O	Connect pins for the LCD control voltage multiplier
LCD power supply	VL1	I/O	Apply the voltage: $0 \leq VL1 \leq VL2 \leq VL3 \leq VL4$.
	VL2 to VL4	I	VL1 can be used as the reference potential input or output pin when setting the voltage multiplier.

I: Input O: Output I/O: Input and output

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register banks.




Figure 2.1 CPU Registers

Table 4.8 SFR Information (8) (1)

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh XXh 0000XXXXb
01C1h			
01C2h			
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh XXh 0000XXXXb
01C5h			
01C6h			
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Port P0 Pull-Up Control Register	P0PUR	00h
01E1h	Port P1 Pull-Up Control Register	P1PUR	00h
01E2h	Port P2 Pull-Up Control Register	P2PUR	00h
01E3h	Port P3 Pull-Up Control Register	P3PUR	00h
01E4h	Port P4 Pull-Up Control Register	P4PUR	00h
01E5h	Port P5 Pull-Up Control Register	P5PUR	00h
01E6h	Port P6 Pull-Up Control Register	P6PUR	00h
01E7h	Port P7 Pull-Up Control Register	P7PUR	00h
01E8h			
01E9h			
01EAh	Port 10 Pull-Up Control Register	P10PUR	00h
01EBh	Port 11 Pull-Up Control Register	P11PUR	00h
01ECb	Port 12 Pull-Up Control Register	P12PUR	00h
01EDh	Port 13 Pull-Up Control Register	P13PUR	00h
01EEh			
01EFh			
01F0h	Port P10 Drive Capacity Control Register	P10DRR	00h
01F1h	Port P11 Drive Capacity Control Register	P11DRR	00h
01F2h			
01F3h			
01F4h			
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h	Input Threshold Control Register 2	VLT2	00h
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	External Input Enable Register 1	INTEN1	00h
01FCb	INT Input Filter Select Register 0	INTF	00h
01FDh	INT Input Filter Select Register 1	INTF1	00h
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh	Key Input Enable Register 1	KIEN1	00h

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

Table 4.12 SFR Information (12)⁽¹⁾

Address	Register	Symbol	After Reset
02C0h			
02C1h			
02C2h			
02C3h			
02C4h			
02C5h			
02C6h			
02C7h			
02C8h			
02C9h			
02CAh			
02CBh			
02CCh			
02CDh			
02CEh			
02CFh			
02D0h			
02D1h			
02D2h			
02D3h			
02D4h			
02D5h			
02D6h			
02D7h			
02D8h			
02D9h			
02DAh			
02DBh			
02DCh			
02DDh			
02DEh			
02DFh			
02E0h			
02E1h			
02E2h			
02E3h			
02E4h			
02E5h			
02E6h			
02E7h			
02E8h			
02E9h			
02EAh			
02EBh			
02EC _h			
02EDh			
02EEh			
02EFh			
02F0h			
02F1h			
02F2h			
02F3h			
02F4h			
02F5h			
02F6h			
02F7h			
02F8h			
02F9h			
02FAh			
02FBh			
02FC _h			
02FDh			
02FEh			
02FFh			

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

Table 4.15 SFR Information (15) ⁽¹⁾

Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h			XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh			XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
2CE5h			XXh
2CE6h			XXh
2CE7h			XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh			XXh
2CEBh			XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.




Figure 5.1 Ports P0 to P4, P5_0 to P5_3, P6, P7, P10, P11, P12_0 to P12_3, and P13 Timing Measurement Circuit

5.4 DC Characteristics

**Table 5.18 DC Characteristics (1) [4.0 V ≤ V_{cc} ≤ 5.5 V]
(T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
V _{OH}	Output "H" voltage	Port P10, P11 (1)	V _{cc} = 5V	I _{OH} = –20 mA	V _{cc} – 2.0	—	V _{cc}	V
		Other pins	V _{cc} = 5V	I _{OH} = –5 mA	V _{cc} – 2.0	—	V _{cc}	V
		X _{OUT}	V _{cc} = 5V	I _{OH} = –200 μA	1.0	—	—	V
V _{OL}	Output "L" voltage	Port P10, P11 (1)	V _{cc} = 5V	I _{OL} = 20 mA	—	—	2.0	V
		Other pins	V _{cc} = 5V	I _{OL} = 5 mA	—	—	2.0	V
		X _{OUT}	V _{cc} = 5V	I _{OL} = 200 μA	—	—	0.5	V
V _{T+} -V _{T-}	Hysteresis	INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7, K10, K11, K12, K13, K14, K15, K16, K17, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO			0.05	0.5	—	V
		RESET, WKUP0			0.1	1.0	—	V
I _{IH}	Input "H" current	VI = 5.0 V, V _{cc} = 5.0 V	—	—	5.0	μA		
I _{IL}	Input "L" current	VI = 0 V, V _{cc} = 5.0 V	—	—	–5.0	μA		
R _{PULLUP}	Pull-up resistance	VI = 0 V, V _{cc} = 5.0 V	25	50	100	kΩ		
R _{RXIN}	Feedback resistance	XIN	—	0.3	—	MΩ		
R _{RXCIN}	Feedback resistance	XCIN	—	14	—	MΩ		
V _{RAM}	RAM hold voltage	During stop mode	1.8	—	—	V		

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.

Table 5.19 DC Characteristics (2) [4.0 V ≤ V_{cc} ≤ 5.5 V]
(T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition							Standard			Unit	
		Oscillation Circuit		On-Chip Oscillator		CPU Clock	Low-Power-Consumption Setting	Other	Min.	Typ. ⁽³⁾	Max.		
		XIN (2)	XCIN	High-Speed (FOCO-F)	Low-Speed								
I _{CC}	Power supply current (1)	High-speed clock mode	20 MHz	Off	Off	125 kHz	No division	—	—	7.0	15	mA	
			16 MHz	Off	Off	125 kHz	No division	—	—	5.6	12.5	mA	
			10 MHz	Off	Off	125 kHz	No division	—	—	3.6	—	mA	
			20 MHz	Off	Off	125 kHz	Divide-by-8	—	—	3.0	—	mA	
			16 MHz	Off	Off	125 kHz	Divide-by-8	—	—	2.2	—	mA	
			10 MHz	Off	Off	125 kHz	Divide-by-8	—	—	1.5	—	mA	
	High-speed on-chip oscillator mode	Off	Off	20 MHz	125 kHz	No division	—	—	—	7.0	15	mA	
		Off	Off	20 MHz	125 kHz	Divide-by-8	—	—	—	3.0	—	mA	
		Off	Off	4 MHz	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1	—	—	1	—	mA	
	Low-speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0	—	—	90	400	μA	
		Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0	—	—	100	400	μA	
	Wait mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	—	55	—	μA	
		Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock operation	—	15	100	μA	
		Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	—	4	90	μA	
		Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off When external division resistors are used LCD drive control circuit (4)	—	7	—	μA	
		Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	When the internal voltage multiplier is used LCD drive control circuit (5)	—	12	—	μA	
	Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 0 CM10 = 1	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode	—	3.5	—	μA	
		Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	—	2.0	5.0	μA	
		Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	—	15	—	μA	
	Power-off mode	Off	Off	Off	Off	—	—	Power-off 0 Topr = 25°C	—	0.02	0.2	μA	
		Off	Off	Off	Off	—	—	Power-off 0 Topr = 85°C	—	0.4	—	μA	
		Off	32 kHz	Off	Off	—	—	Power-off 1 Topr = 25°C	—	1.6	3.2	μA	
		Off	32 kHz	Off	Off	—	—	Power-off 1 Topr = 85°C	—	2.0	—	μA	

Notes:

1. V_{cc} = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are V_{ss}.
2. XIN is set to square wave input.
3. V_{cc} = 5.0 V
4. VLCD = V_{cc}, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.
5. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.

5.5 AC Characteristics

Table 5.24 Timing Requirements of Synchronous Serial Communication Unit (SSU)
(V_{CC} = 1.8 to 5.5 V, V_{SS} = 0 V, and T_{OPR} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
tSUCYC	SSCK clock cycle time		4	—	—	tCyc (1)
tH	SSCK clock "H" width		0.4	—	0.6	tSUCYC
tL0	SSCK clock "L" width		0.4	—	0.6	tSUCYC
tRISE	SSCK clock rising time	Master	—	—	1	tCyc (1)
		Slave	—	—	1	μs
tFALL	SSCK clock falling time	Master	—	—	1	tCyc (1)
		Slave	—	—	1	μs
tsu	SSO, SSI data input setup time		100	—	—	ns
tH	SSO, SSI data input hold time		1	—	—	tCyc (1)
tLEAD	SCS setup time	Slave	1tCyc + 50	—	—	ns
tLAG	SCS hold time	Slave	1tCyc + 50	—	—	ns
tOD	SSO, SSI data output delay time		—	—	1	tCyc (1)
tSA	SSI slave access time	2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	1.5tCyc + 100	ns
		1.8 V ≤ V _{CC} < 2.7 V	—	—	1.5tCyc + 200	ns
tOR	SSI slave out open time	2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	1.5tCyc + 100	ns
		1.8 V ≤ V _{CC} < 2.7 V	—	—	1.5tCyc + 200	ns

Note:


1. tCyc = 1/f1(s)

Table 5.28 Timing Requirements of Serial Interface

($V_{CC} = 1.8$ to 5.5 V, $V_{SS} = 0$ V, and $T_{OPR} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Standard						Unit	
		$V_{CC} = 2.2$ V, $T_{OPR} = 25^\circ\text{C}$		$V_{CC} = 3$ V, $T_{OPR} = 25^\circ\text{C}$		$V_{CC} = 5$ V, $T_{OPR} = 25^\circ\text{C}$			
		Min.	Max.	Min.	Max.	Min.	Max.		
$t_{C(CK)}$	CLK <i>i</i> input cycle time	800	—	300	—	200	—	ns	
$t_{W(CKH)}$	CLK <i>i</i> input "H" width	400	—	150	—	100	—	ns	
$t_{W(CKL)}$	CLK <i>i</i> input "L" width	400	—	150	—	100	—	ns	
$t_{d(C-Q)}$	TX <i>D</i> <i>i</i> output delay time	—	200	—	80	—	50	ns	
$t_{h(C-Q)}$	TX <i>D</i> <i>i</i> hold time	0	—	0	—	0	—	ns	
$t_{su(D-C)}$	RX <i>D</i> <i>i</i> input setup time	150	—	70	—	50	—	ns	
$t_{h(C-D)}$	RX <i>D</i> <i>i</i> input hold time	90	—	90	—	90	—	ns	

$i = 0$ to 2


**Figure 5.10 Input and Output Timing of Serial Interface****Table 5.29 Timing Requirements of External Interrupt $\overline{\text{INT}}_i$ ($i = 0$ to 7) and Key Input Interrupt $\overline{\text{K}}_i$ ($i = 0$ to 7)**

($V_{CC} = 1.8$ to 5.5 V, $V_{SS} = 0$ V, and $T_{OPR} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Standard						Unit	
		$V_{CC} = 2.2$ V, $T_{OPR} = 25^\circ\text{C}$		$V_{CC} = 3$ V, $T_{OPR} = 25^\circ\text{C}$		$V_{CC} = 5$ V, $T_{OPR} = 25^\circ\text{C}$			
		Min.	Max.	Min.	Max.	Min.	Max.		
$t_{W(INH)}$	$\overline{\text{INT}}_i$ input "H" width, $\overline{\text{K}}_i$ input "H" width	1000 ⁽¹⁾	—	380 ⁽¹⁾	—	250 ⁽¹⁾	—	ns	
$t_{W(INL)}$	$\overline{\text{INT}}_i$ input "L" width, $\overline{\text{K}}_i$ input "L" width	1000 ⁽²⁾	—	380 ⁽²⁾	—	250 ⁽²⁾	—	ns	

Notes:

- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input HIGH width of either (1/digital filter clock frequency $\times 3$) or the minimum value of standard, whichever is greater.
- When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input LOW width of either (1/digital filter clock frequency $\times 3$) or the minimum value of standard, whichever is greater.

**Figure 5.11 Input Timing of External Interrupt $\overline{\text{INT}}_i$ and Key Input Interrupt $\overline{\text{K}}_i$**

