

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	68
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K × 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 16x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l38cmnfa-v1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Overview

1.1.2 Differences between Groups

Table 1.1 lists the Differences between Groups, Table 1.2 lists the Programmable I/O Ports Provided for Each Group, and Table 1.3 lists the LCD Display Function Pins Provided for Each Group. Figures 1.9 to 1.13 show the Pin Assignment for Each Group, and Tables 1.7 to 1.10 list Product Information.

The explanations in the chapters which follow apply to the R8C/L3AM Group only. Note the differences shown below.

Item	Function	R8C/L35M Group	R8C/L36M Group	R8C/L38M Group	R8C/L3AM Group
I/O Ports	Programmable I/O ports	41 pins	52 pins	68 pins	88 pins
	High current drive ports	5 pins	8 pins	8 pins	16 pins
Interrupts	INT interrupt pins	5 pins	8 pins	8 pins	8 pins
	Key input interrupt pins	4 pins	4 pins	8 pins	8 pins
Timer RA	Timer RA output pin	None	1 pin	1 pin	1 pin
Timer RB	Timer RB output pin	None	1 pin	1 pin	1 pin
Timer RD	Timer RD I/O pin	None	None	8 pins	8 pins
Timer RE	Timer RE output pin	None	1 pin	1 pin	1 pin
Timer RG	Timer RG I/O pin	None	None	None	2 pins
	Timer RG output pin	None	None	None	2 pins
A/D Converter	Analog input pin	12 pins	12 pins	16 pins	20 pins
LCD Drive Control Circuit	LCD power supply	3 pins (VL1, VL2, VL4)	4 pins (VL1 to VL4)	4 pins (VL1 to VL4)	4 pins (VL1 to VL4)
	Common output pins	Max. 4 pins	Max. 8 pins	Max. 8 pins	Max. 8 pins
	Segment output pins	Max. 24 pins	Max. 32 pins	Max. 48 pins	Max. 56 pins
Packages		52-pin LQFP	64-pin LQFP	80-pin LQFP	100-pin LQFP/ 100-pin QFP

Table 1.1 Differences between Groups

Note:

1. I/O ports are shared with I/O functions, such as interrupts or timers.

Refer to Tables 1.11 to 1.13, Pin Name Information by Pin Number, for details.



Item	Function	Specification			
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mod period), event counter mode, pulse width me pulse period measurement mode	e (output level inverted every asurement mode,		
	Timer RB	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode			
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output co (output: 3 pins), PWM2 mode (PWM output:	ompare function), PWM mode 1 pin)		
	Timer RD	 16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM I (output: 6 pins), reset synchronous PWM mode (three-phase waveforr 6 pins, sawtooth wave modulation), complementary PWM mode (three waveform output: 6 pins, triangular wave modulation), PWM3 mode (output with fixed period: 2 pins) 			
	Timer RE	8 bits × 1 Real-time clock mode (counting of seconds, minutes, hours, days of we output compare mode			
	Timer RG	16 bits x 1 Phase-counting mode, timer mode (output compare function, input c PWM mode (output: 1 pin)	apture function),		
Serial	UART0, UART1	Clock synchronous serial I/O/UART × 2 channels			
Interface	UART2	Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor communication function			
Synchronous S Communication	Serial n Unit (SSU)	1 (shared with I ² C-bus)			
I ² C bus		1 (shared with SSU)			
LIN Module		Hardware LIN: 1 channel (timer RA, UART0 used)			
A/D Converter	R8C/L35M Group	10-bit resolution × 12 channels, including samp mode	le and hold function, with sweep		
	R8C/L36M Group	10-bit resolution × 12 channels, including samp mode	le and hold function, with sweep		
	R8C/L38M Group	10-bit resolution × 16 channels, including samp mode	le and hold function, with sweep		
	R8C/L3AM Group	10-bit resolution × 20 channels, including samp mode	le and hold function, with sweep		
D/A Converter		8-bit resolution × 2 circuits			
Comparator A		 2 circuits (sheared with voltage monitor 1 and External reference voltage input available 	l voltage monitor 2)		
Comparator B		2 circuits			
LCD Drive	R8C/L35M Group	Common output: Max. 4 pins	Bias: 1/2, 1/3		
Control		Segment output: Max. 24 pins	Duty: static, 1/2, 1/3, 1/4		
Circuit	R8C/L36M Group	Common output: Max. 8 pins			
		Segment output: Max. 32 pins ⁽¹⁾	4		
	R8C/L38M Group	Common output: Max. 8 pins	Bias: 1/2, 1/3, 1/4		
		Segment output: Max. 48 pins ⁽¹⁾	Duty: static, 1/2, 1/3, 1/4, 1/8		
	R8C/L3AM Group	Common output: Max. 8 pins			
		Segment output: Max. 56 pins (1)			
		Voltage multiplier and dedicated regulator integ	rated		

Specifications (2) Table 1.5

Note: 1. This applies when four pins are selected for common output.



Current of Jun 2011

Part No.	Internal RC	M Capacity	Internal RAM	Package Type	Remarks
	Program ROM	Data Flash	Capacity		
R5F2L387MNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	N Version
R5F2L387MNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388MNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388MNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38AMNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38AMNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L38CMNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38CMNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L387MDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	D Version
R5F2L387MDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388MDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388MDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38AMDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38AMDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L38CMDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38CMDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	

Table 1.9 Product List for R8C/L38M Group

Part No. R 5 F 2L 38 C M N FP Package type: FP: LQFP (0.50 mm pin pitch) FA: LQFP (0.65 mm pin pitch) Classification N: Operating ambient temperature -20°C to 85°C D: Operating ambient temperature -40°C to 85°C ROM capacity 7: 48 KB 8: 64 KB A: 96 KB C: 128 KB R8C/L38M Group R8C/Lx Series Memory type F: Flash memory Renesas MCU Renesas semiconductor

Figure 1.3 Correspondence of Part No., with Memory Size and Package of R8C/L38M Group



Pi	n Nun	nber				I/O Pin Functions for Peripheral Modules						
L3AM (Note 2)	L38M	L36M	L35M	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator A, Comparator B, Voltage Detection Circuit	LCD drive control circuit
85 [87]	68	49	40		P0_5						AN9	SEG5
86 [88]	69	50	41		P0_4						AN8	SEG4
87 [89]	70	51	42		P0_3						AN7	SEG3
88 [90]	71	52	43		P0_2						AN6	SEG2
89 [91]	72	53	44		P0_1						AN5	SEG1
90 [92]	73	54	45		P0_0						AN4	SEG0
91 [93]	74	55	46									VL1
92 [94]	75	56	47									VL2
93 [95]	76	57										VL3
94 [96]	77	58	48		P12_3							CL2
95 [97]	78	59	49		P12_2							CL1
96 [98]	79	60	50									VL4
97 [99]					P13_7		TRGCLKB				AN19	
98 [100]					P13_6		TRGIOB				AN18	
99 [1]					P13_5		TRGCLKA				AN17	
100 [2]					P13_4		TRGIOA				AN16	

Table 1.13	Pin Name Information b	y Pin Number ((3)
------------	------------------------	----------------	-----

Notes:

The pin in parentheses can be assigned by a program.
 The number in brackets indicates the pin number for the 100P6F package.



2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	EMRDYIC	XXXXX000b
0042h		T MILE TIE	70000000
0042h	INT7 Interrupt Control Register	INITZIC	XX00X000b
0043h	INT6 Interrupt Control Register	INTRIC	XX00X000b
0044II	INTE Interrupt Control Register	INTEIC	XX00X0000
004511	INTA Interrupt Control Register	INTSIC	XX00X000D
0046h		INT4IC	XXUUXUUUD
0047h	Timer RC Interrupt Control Register	TRUIC	XXXXXUUUb
0048h	Timer RD0 Interrupt Control Register	TRDOIC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	SSUIC/IICIC	XXXXX000b
0050h		1	
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	LIARTO Receive Interrupt Control Register	SORIC	XXXXX000b
00526	UART1 Transmit Interrunt Control Register	SITIC	XXXXX000b
00531	UIART1 Receive Interrunt Control Podietor	SIRIC	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
005411	UNT2 Interrupt Control Degister		777770000
00550		INTZIC	XXUUXUUUD
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXXUUUb
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
000411 0065b			
0000011			
000011			
0067h			
0068h			
0069h			
006Ah			10000
006Bh	Imer RG Interrupt Control Register	IRGIC	XXXXX000b
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h	Voltage monitor 1 / Comparator A1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage monitor 2 / Comparator A2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h			
0075h		1	
0076h			
0077h			
00786		<u> </u>	
00706			
00745			
007AN			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
X. Undefined			

SFR Information (2)⁽¹⁾ Table 4.2

Notes: 1. 2.

Blank spaces are reserved. No access is allowed. Selectable by the IICSEL bit in the SSUIICSR register.



Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	UOTB	XXh
00A3h	5		XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UARTO Receive Buffer Register	UORB	XXh
00A7h			XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh		-	XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh	<u>v</u>		XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
00BFh	UART2 Special Mode Register 2	U2SMR2	X000000b
00BFh	UART2 Special Mode Register	U2SMR	X000000b
000111		02000	

SFR Information (3)⁽¹⁾ Table 4.3

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



Address	Register	Symbol	After Reset
0200h	LCD Control Register	LCR0	00h
0201h	LCD Bias Control Register	LCR1	00h
0202h	LCD Display Control Register	LCR2	X000000b
0203h	LCD Clock Control Register	LCR3	00h
0204h	5		
0205h			
0206h	LCD Port Select Register 0	LSE0	00h
0207h	LCD Port Select Register 1	LSE1	00h
0208h	LCD Port Select Register 2	LSE2	00h
0209h	LCD Port Select Register 3	LSE3	00h
020Ah	LCD Port Select Register 4	LSE4	00h
020Bh	LCD Port Select Register 5	LSE5	00h
020Ch	LCD Port Select Register 6	LSE6	00h
020Dh	LCD Port Select Register 7	LSE7	00h
020Eh			
020Fh			
0210h	LCD Display Data Register	LRA0L	XXh
0211h		LRA1L	XXh
0212h		LRA2L	XXh
0213h		LRA3L	XXh
0214h		LRA4L	XXh
0215h		LRA5L	XXh
0216h		LRA6L	XXh
0217h		LRA7L	XXh
0218h		LRA8L	XXh
0219h		LRA9L	XXh
021Ah		LRA10L	XXh
021Bh		LRA11L	XXh
021Ch		LRA12L	XXh
021Dh		LRA13L	XXh
021Eh		LRA14L	XXh
021Fh		LRA15L	XXh
0220h		LRA16L	XXh
0221h		LRA17L	XXh
0222h		LRA18L	XXh
0223h		LRA19L	XXh
0224h		LRA20L	XXh
0225h		LRA21L	XXh
0226h		LRA22L	XXh
0227h		LRA23L	XXh
0228h		LRA24L	XXh
0229h		LRA25L	XXh
022Ah		LRA26L	XXh
022Bh		LRA27L	XXh
022Ch		LKA28L	XXN
022Dh		LKA29L	
022Eh		LKA30L	XXN
022FN		LKAJIL	
0230h		LKA32L	
0231h			
02320			
02330			
02340			
023011			XXh
023011			AAII YYh
023/11			XXh
023011			XXh
023911			XXh
023AII 023Rh			XXh
023Ch			XXh
023Dh		I R 4451	XXh
023Eh			XXh
023Eh			XXh
020111			77741

SFR Information (9) ⁽¹⁾ Table 4.9

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXn
20090	DTC Transfer Vector Area		
200AN	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXn
2C400			XXII
204711 2048h	DTC Control Data 1	DTCD1	XXh
2C49h		DICDI	XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2053h			XXN
2C540			XXh
20001 2056h			XXh
2030h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h		21020	XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2063h			
200411 2065h			XXh
200011 2066h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
2C6Fh			XXh

SFR Information (13)⁽¹⁾ Table 4.13

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



Table 5.8 Flash Memory (Data flash Block A to Block D) Characteristics (Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Conditions		Linit		
Symbol	Falametei	Conditions	Min.	Тур.	Max.	Unit
—	Program/erase endurance (1)		10,000 (2)	_	—	times
—	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	1500	μS
_	Byte program time (program/erase endurance > 1,000 times)			300	1500	μS
—	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S
—	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend				5 + CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0		_	ms
—	Time from suspend until erase restart		_	_	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled				30+CPU clock × 1 cycle	μS
—	Program, erase voltage		2.7	_	5.5	V
—	Read voltage		1.8		5.5	V
—	Program, erase temperature		-20 (6)	_	85	°C
_	Data hold time (7)	Ambient temperature = 55 °C	20	_	_	year

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential 3. addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative. 6.

- -40°C for D version.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.







Table 5.9Voltage Detection 0 Circuit Characteristics
(Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless
otherwise specified.)

Sumbol	Peremeter	Condition		Unit		
Symbol	Falanielei	Condition	Min.	Тур.	Max.	Onit
Vdet0	Voltage detection level Vdet0_0 ⁽¹⁾		1.80	1.90	2.05	V
	Voltage detection level Vdet0_1 (1)		2.15	2.35	2.50	V
	Voltage detection level Vdet0_2 ⁽¹⁾		2.70	2.85	3.05	V
	Voltage detection level Vdet0_3 ⁽¹⁾		3.55	3.80	4.05	V
—	Voltage detection 0 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet0_0 - 0.1) V	—	6	150	μS
—	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		_	_	100	μS

Notes:

1. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.

2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

3. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

Table 5.10 Voltage Detection 1 Circuit Characteristics

(Vcc = 1.8 to 5.5 V and Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unle	SS
otherwise specified.)	

Symbol	Paramotor	Condition		Unit		
Symbol	Falanlelei	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level Vdet1_0 ⁽¹⁾	At the falling of Vcc	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 ⁽¹⁾	At the falling of Vcc	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 ⁽¹⁾	At the falling of Vcc	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 ⁽¹⁾	At the falling of Vcc	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (1)	At the falling of Vcc	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 ⁽¹⁾	At the falling of Vcc	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 ⁽¹⁾	At the falling of Vcc	2.85	3.10	3.40	V
	Voltage detection level Vdet1_7 ⁽¹⁾	At the falling of Vcc	3.00	3.25	3.55	V
	Voltage detection level Vdet1_8 ⁽¹⁾	At the falling of Vcc	3.15	3.40	3.70	V
	Voltage detection level Vdet1_9 ⁽¹⁾	At the falling of Vcc	3.30	3.55	3.85	V
Voltage detection level Vdet1_A ⁽¹⁾		At the falling of Vcc	3.45	3.70	4.00	V
	Voltage detection level Vdet1_B (1)	At the falling of Vcc	3.60	3.85	4.15	V
	Voltage detection level Vdet1_C (1)	At the falling of Vcc	3.75	4.00	4.30	V
	Voltage detection level Vdet1_D (1)	At the falling of Vcc	3.90	4.15	4.45	V
	Voltage detection level Vdet1_E (1)	At the falling of Vcc	4.05	4.30	4.60	V
	Voltage detection level Vdet1_F (1)	At the falling of Vcc	4.20	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	—	0.07	_	V
		Vdet1_6 to Vdet1_F selected	—	0.10	_	V
—	Voltage detection 1 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet1_0 – 0.1) V	—	60	150	μS
—	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	—	1.7	—	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾				100	μS

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.16LCD Drive Control Circuit Characteristics
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C
(D version), unless otherwise specified.)

Sumbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Onit
VLCD	LCD power supply voltage	VLCD = VL4	2.2		5.5	V
VL3	VL3 voltage		VL2		VL4	V
VL2	VL2 voltage	R8C/L35M	VL1	_	VL4	V
		R8C/L36M, R8C/L38M, R8C/L3AM	VL1		VL3	V
VL1	VL1 voltage		1	_	VL2 (3)	V
—	VL1 internally-generated voltage accuracy ⁽¹⁾		Setting voltage	Setting voltage	Setting voltage	V
	Eramo fraguenov		-0.2		190	∐ 7
			50		100	TIZ
ILCD	LCD drive control circuit current		_	(Note 2)		μA

Notes:

1. The voltage is selected with bits LVLS0 to LVLS3 in the LCR1 register.

2. Refer to Table 5.19 DC Characteristics (2), Table 5.21 DC Characteristics (4), and Table 5.23 DC Characteristics (6).

3. The VL1 voltage should be VCC or below.

Table 5.17Power-Off Mode Characteristics

(Vcc = 2.2 to 5.5 V, Vss = 0 V, and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Lloit		
	Falameter	Condition	Min.	Тур.	Max.	Unit
—	Power-off mode operating supply voltage		2.2	_	5.5	V



5.4 DC Characteristics

Table 5.18DC Characteristics (1) [4.0 V \leq Vcc \leq 5.5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Con	Condition		andard		Unit
Symbol	Fai	ameter	CON	union	Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Port P10, P11 (1)	Vcc = 5V	Іон = -20 mA	Vcc - 2.0	_	Vcc	V
		Other pins	Vcc = 5V	Іон = –5 mA	Vcc - 2.0	_	Vcc	V
		XOUT	Vcc = 5V	Іон = -200 μА	1.0	_		V
Vol	Output "L" voltage	Port P10, P11 (1)	Vcc = 5V	IoL = 20 mA	_	_	2.0	V
		Other pins	Vcc = 5V	IoL = 5 mA	_		2.0	V
		XOUT	Vcc = 5V	IOL = 200 μA	—	_	0.5	V
VT+-VT-	Hysteresis	INTO,INT1,INT2,INT3,INT4,INT5,INT6,INT7,KI0,KI1,KI2,KI3,KI4,KI5,KI6,KI7,TRAIO,TRCIOA,TRCIOB,TRCIOC,TRCIOD,TRDIOA0,TRDIOB0,TRDIOC0,TRDIOD0,TRDIOC1,TRDIOD1,TRCTRG,TRCCLK,TRGCLKA,TRGIOB,TRGIOB,ADTRG,RXD0,RXD1,RXD0,RXD1,RXD0,SD4,SSI,SCL,SD4SSO			0.05	0.5		V
		RESET, WKUP0			0.1	1.0		V
Ін	Input "H" current		VI = 5.0 V, Vcc = 5	.0 V	—		5.0	μA
lı∟	Input "L" current		VI = 0 V, Vcc = 5.0	V	—		-5.0	μΑ
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 5.0	V	25	50	100	kΩ
RfXIN	Feedback resistance	XIN			—	0.3	_	MΩ
RfXCIN	Feedback resistance	XCIN			—	14	_	MΩ
VRAM	RAM hold voltage		During stop mode		1.8	_	_	V

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.



								Condition					ď	
Symbol	Parameter		Osci Cir XIN	llation rcuit XCIN	On-C Oscilla High-Speed	hip ator Low-	CPU Clock	Low-Power- Consumption Setting	C	Other	Min.	Тур. (3)	Max.	Unit
lcc	Power	High-	(2) 20	Off	(fOCO-F) Off	Speed	No	_			_	7.0	15	mA
	current ⁽¹⁾	clock mode	16 MHz	Off	Off	125 kHz	No	—			_	5.6	12.5	mA
			10 MHz	Off	Off	125 kHz	No division	—			-	3.6	—	mA
			20 MHz	Off	Off	125 kHz	Divide- by-8	—			—	3.0	—	mA
			16 MHz	Off	Off	125 kHz	Divide- by-8	—				2.2	—	mA
			10 MHz	Off	Off	125 kHz	Divide- by-8	—				1.5	—	mA
		High- speed	Off	Off	20 MHz	125 kHz	No division	_				7.0	15	mA
		on-chip oscillator mode	Off	Off	20 MHz	125 kHz	Divide- by-8	—			_	3.0	—	mA
		mode		Off	4 MHz	125 kHz	Divide- by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1				1	_	mA
		Low- speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide- by-8	FMR27 = 1 VCA20 = 0				90	400	μA
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0			-	100	400	μA
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation of	h memory off ram operation on RAM		55	—	μA
		Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation			15	100	μA
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru Peripheral clock off	ction is executed		4	90	μA
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock off	LCD drive control circuit ⁽⁴⁾ When external division resistors are used		7	—	μA
								CM02 = 1 CM01 = 0	I mer RE operation in real-time clock mode	LCD drive control circuit ⁽⁵⁾ When the internal voltage multiplier is used		12	—	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru Peripheral clock off Timer RE operation	ction is executed in real-time clock mode	_	3.5	_	μA
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off			2.0	5.0	μA
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off		_	15	—	μΑ
		Power- off mode	Off	Off	Off	Off	—	—	Power-off 0 Topr = 25°C		—	0.02	0.2	μA
			Off	Off	Off	Off		—	Power-off 0 Topr = 85°C		_	0.4	—	μA
			Off	32 kHz	Off	Off	—		Power-off 1 Topr = 25°C		-	1.6	3.2	μĀ
			Off	32 kHz	Off	Off	-		Power-off 1 Topr = 85°C]	2.0	—	μA

Table 5.19 DC Characteristics (2) [4.0 V \leq Vcc \leq 5.5 V] (Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.)

Notes:

Vcc = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 5.0 V VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. 1. 2. 3. 4. 5.







Table 5.26External Clock Input (XIN, XCIN)
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version),
unless otherwise specified.)

		Standard							
Symbol	Parameter	Vcc = 2.2V,	Topr = 25°C	Vcc = 3V, 7	Fopr = 25°C	Vcc = 5V, 7	Гopr = 25°C	Unit	
		Min.	Max.	Min.	Max.	Min.	Max.		
tc(XIN)	XIN input cycle time	200	—	50	_	50	—	ns	
twh(xin)	XIN input "H" width	90	—	24	_	24	—	ns	
twl(XIN)	XIN input "L" width	90	—	24	_	24	—	ns	
tc(XCIN)	XCIN input cycle time	14	—	14	_	14	—	μS	
tWH(XCIN)	XCIN input "H" width	7	—	7	_	7	—	μs	
twl(xcin)	XCIN input "L" width	7	_	7	_	7	—	μS	



Figure 5.8 External Clock Input Timing Diagram

Table 5.27 Timing Requirements of TRAIO

(Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

	Parameter	Standard							
Symbol		Vcc = 2.2V,	Topr = 25°C	Vcc = 3V, 7	Fopr = 25°C	Vcc = 5V, 7	Unit		
		Min.	Max.	Min.	Max.	Min.	Max.		
tc(TRAIO)	TRAIO input cycle time	500	—	300	—	100	—	ns	
twh(traio)	TRAIO input "H" width	200	—	120	—	40	—	ns	
twl(traio)	TRAIO input "L" width	200	_	120	_	40	_	ns	



Figure 5.9 Input Timing of TRAIO



Table 5.28Timing Requirements of Serial Interface
(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version),
unless otherwise specified.)

		Standard							
Symbol	Parameter	Vcc = 2.2V,	$Vcc = 2.2V$, $Topr = 25^{\circ}C$		lopr = 25°C	Vcc = 5V, 7	Unit		
		Min.	Max.	Min.	Max.	Min.	Max.		
tc(CK)	CLKi input cycle time	800	—	300	_	200	_	ns	
tw(CKH)	CLKi input "H" width	400	—	150	—	100	_	ns	
tW(CKL)	CLKi input "L" width	400	—	150	—	100	—	ns	
td(C-Q)	TXDi output delay time	—	200	—	80	—	50	ns	
th(C-Q)	TXDi hold time	0	—	0	—	0	—	ns	
tsu(D-C)	RXDi input setup time	150	—	70	—	50	—	ns	
th(C-D)	RXDi input hold time	90	_	90	_	90	_	ns	

i = 0 to 2





Table 5.29Timing Requirements of External Interrupt \overline{INTi} (i = 0 to 7) and Key Input Interrupt \overline{Kli}
(i = 0 to 7)(i = 0 to 7)

(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85° C (N version) / -40 to 85° C (D version), unless otherwise specified.)

Symbol	Parameter							
		Vcc = 2.2V, Topr = 25°C		Vcc = 3V, Topr = 25°C		Vcc = 5V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tw(INH)	INTi input "H" width, Kli input "H" width	1000 (1)	_	380 (1)	_	250 (1)	—	ns
tw(INL)	INTi input "L" width, Kli input "L" width	1000 (2)	_	380 (2)	_	250 (2)	_	ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



Figure 5.11 Input Timing of External Interrupt INTi and Key Input Interrupt Kli

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics web site.





General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.