



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	88
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 20x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l3a7mdfa-u0

1.1.2 Differences between Groups

Table 1.1 lists the Differences between Groups, Table 1.2 lists the Programmable I/O Ports Provided for Each Group, and Table 1.3 lists the LCD Display Function Pins Provided for Each Group. Figures 1.9 to 1.13 show the Pin Assignment for Each Group, and Tables 1.7 to 1.10 list Product Information.

The explanations in the chapters which follow apply to the R8C/L3AM Group only. Note the differences shown below.

Table 1.1 Differences between Groups

Item	Function	R8C/L35M Group	R8C/L36M Group	R8C/L38M Group	R8C/L3AM Group
I/O Ports	Programmable I/O ports	41 pins	52 pins	68 pins	88 pins
	High current drive ports	5 pins	8 pins	8 pins	16 pins
Interrupts	INT interrupt pins	5 pins	8 pins	8 pins	8 pins
	Key input interrupt pins	4 pins	4 pins	8 pins	8 pins
Timer RA	Timer RA output pin	None	1 pin	1 pin	1 pin
Timer RB	Timer RB output pin	None	1 pin	1 pin	1 pin
Timer RD	Timer RD I/O pin	None	None	8 pins	8 pins
Timer RE	Timer RE output pin	None	1 pin	1 pin	1 pin
Timer RG	Timer RG I/O pin	None	None	None	2 pins
	Timer RG output pin	None	None	None	2 pins
A/D Converter	Analog input pin	12 pins	12 pins	16 pins	20 pins
LCD Drive Control Circuit	LCD power supply	3 pins (VL1, VL2, VL4)	4 pins (VL1 to VL4)	4 pins (VL1 to VL4)	4 pins (VL1 to VL4)
	Common output pins	Max. 4 pins	Max. 8 pins	Max. 8 pins	Max. 8 pins
	Segment output pins	Max. 24 pins	Max. 32 pins	Max. 48 pins	Max. 56 pins
Packages		52-pin LQFP	64-pin LQFP	80-pin LQFP	100-pin LQFP/ 100-pin QFP

Note:

1. I/O ports are shared with I/O functions, such as interrupts or timers.
Refer to **Tables 1.11 to 1.13, Pin Name Information by Pin Number**, for details.

Table 1.5 Specifications (2)

Item	Function	Specification	
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode	
	Timer RB	8 bits × 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode	
	Timer RC	16 bits × 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output: 3 pins), PWM2 mode (PWM output: 1 pin)	
	Timer RD	16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output: 6 pins), reset synchronous PWM mode (three-phase waveform output: 6 pins, sawtooth wave modulation), complementary PWM mode (three-phase waveform output: 6 pins, triangular wave modulation), PWM3 mode (PWM output with fixed period: 2 pins)	
	Timer RE	8 bits × 1 Real-time clock mode (counting of seconds, minutes, hours, days of week), output compare mode	
	Timer RG	16 bits × 1 Phase-counting mode, timer mode (output compare function, input capture function), PWM mode (output: 1 pin)	
Serial Interface	UART0, UART1	Clock synchronous serial I/O/UART × 2 channels	
	UART2	Clock synchronous serial I/O/UART, I ² C mode (I ² C-bus), multiprocessor communication function	
Synchronous Serial Communication Unit (SSU)		1 (shared with I ² C-bus)	
I ² C bus		1 (shared with SSU)	
LIN Module		Hardware LIN: 1 channel (timer RA, UART0 used)	
A/D Converter	R8C/L35M Group	10-bit resolution × 12 channels, including sample and hold function, with sweep mode	
	R8C/L36M Group	10-bit resolution × 12 channels, including sample and hold function, with sweep mode	
	R8C/L38M Group	10-bit resolution × 16 channels, including sample and hold function, with sweep mode	
	R8C/L3AM Group	10-bit resolution × 20 channels, including sample and hold function, with sweep mode	
D/A Converter		8-bit resolution × 2 circuits	
Comparator A		• 2 circuits (sheared with voltage monitor 1 and voltage monitor 2) • External reference voltage input available	
Comparator B		2 circuits	
LCD Drive Control Circuit	R8C/L35M Group	Common output: Max. 4 pins Segment output: Max. 24 pins	Bias: 1/2, 1/3 Duty: static, 1/2, 1/3, 1/4
	R8C/L36M Group	Common output: Max. 8 pins Segment output: Max. 32 pins ⁽¹⁾	Bias: 1/2, 1/3, 1/4 Duty: static, 1/2, 1/3, 1/4, 1/8
	R8C/L38M Group	Common output: Max. 8 pins Segment output: Max. 48 pins ⁽¹⁾	
	R8C/L3AM Group	Common output: Max. 8 pins Segment output: Max. 56 pins ⁽¹⁾	
	Voltage multiplier and dedicated regulator integrated		


Note:

1. This applies when four pins are selected for common output.

Table 1.10 Product List for R8C/L3AM Group**Current of Jun 2011**

Part No.	Internal ROM Capacity		Internal RAM Capacity	Package Type	Remarks
	Program ROM	Data Flash			
R5F2L3A7MNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	N Version
R5F2L3A7MNFA (D)	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B	
R5F2L3A8MNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A	
R5F2L3A8MNFA (D)	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B	
R5F2L3AAMNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3AAMNFA (D)	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3ACMNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3ACMNFA (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3A7MDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	D Version
R5F2L3A7MDFA (D)	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B	
R5F2L3A8MDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A	
R5F2L3A8MDFA (D)	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B	
R5F2L3AAMDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3AAMDFA (D)	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3ACMDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3ACMDFA (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	

(D): Under development

**Figure 1.4 Correspondence of Part No., with Memory Size and Package of R8C/L3AM Group**




Figure 1.7 Block Diagram of R8C/L38M Group

1.4 Pin Assignments

Figures 1.9 to 1.13 show Pin Assignments (Top View). Tables 1.11 to 1.13 list the Pin Name Information by Pin Number.




Figure 1.9 Pin Assignment (Top View) of PLQP0052JA-A Package

Table 1.12 Pin Name Information by Pin Number (2)

Pin Number				Control Pin	Port	I/O Pin Functions for Peripheral Modules						
L3AM (Note 2)	L38M	L36M	L35M			Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D Converter, D/A Converter, Comparator A, Comparator B, Voltage Detection Circuit	LCD drive control circuit
40 [42]	31				P6_6		TRDIOC1					SEG50
41 [43]	32				P6_5		TRDIOB1					SEG49
42 [44]	33				P6_4		TRDIOA1					SEG48
43 [45]	34				P6_3		TRDIOD0					SEG47
44 [46]	35				P6_2		TRDIOC0					SEG46
45 [47]	36				P6_1		TRDIOB0					SEG45
46 [48]	37				P6_0		TRDIOA0/ TRDCLK					SEG44
47 [49]					P5_3							SEG43
48 [50]					P5_2							SEG42
49 [51]					P5_1							SEG41
50 [52]					P5_0							SEG40
51 [53]	38	27	22		P4_7		TRCIOD/ TRCIOB					SEG39
52 [54]	39	28	23		P4_6		TRCIOA/ TRCIOB					SEG38
53 [55]	40	29	24		P4_5		TRCIOB					SEG37
54 [56]	41	30	25		P4_4		TRCIOA/ TRCTR $\overline{\text{G}}$					SEG36
55 [57]	42	31	26		P4_3		TRCCLK/ TRCTR $\overline{\text{G}}$					SEG35
56 [58]	43	32	27		P4_2			CLK1				SEG34
57 [59]	44	33	28		P4_1			RXD1				SEG33
58 [60]	45	34	29		P4_0			TXD1				SEG32
59 [61]	46	35			P3_7	$\overline{\text{INT}}7$	TRCTR $\overline{\text{G}}$				$\overline{\text{ADTRG}}$	SEG31
60 [62]	47	36			P3_6	$\overline{\text{INT}}6$						SEG30
61 [63]	48	37			P3_5	$\overline{\text{INT}}5$						SEG29
62 [64]	49	38			P3_4	$\overline{\text{INT}}4$						SEG28
63 [65]	50	39	30		P3_3	$\overline{\text{INT}}3$						SEG27
64 [66]	51	40	31		P3_2	$\overline{\text{INT}}2$						SEG26
65 [67]	52	41	32		P3_1	$\overline{\text{INT}}1$						SEG25
66 [68]	53	42	33		P3_0	$\overline{\text{INT}}0$						SEG24
67 [69]	54	43	34		P2_7	$\overline{\text{KI}}7$						SEG23
68 [70]	55	44	35		P2_6	$\overline{\text{KI}}6$						SEG22
69 [71]	56	45	36		P2_5	$\overline{\text{KI}}5$						SEG21
70 [72]	57	46	37		P2_4	$\overline{\text{KI}}4$						SEG20
71 [73]	58				P2_3	$\overline{\text{KI}}3$						SEG19
72 [74]	59				P2_2	$\overline{\text{KI}}2$						SEG18
73 [75]	60				P2_1	$\overline{\text{KI}}1$						SEG17
74 [76]	61				P2_0	$\overline{\text{KI}}0$						SEG16
75 [77]					P1_7							SEG15
76 [78]					P1_6							SEG14
77 [79]					P1_5							SEG13
78 [80]					P1_4							SEG12
79 [81]	62				P1_3						AN15	SEG11
80 [82]	63				P1_2						AN14	SEG10
81 [83]	64				P1_1						AN13	SEG9
82 [84]	65				P1_0						AN12	SEG8
83 [85]	66	47	38		P0_7						AN11	SEG7
84 [86]	67	48	39		P0_6						AN10	SEG6

Notes:

1. The pin in parentheses can be assigned by a program.
2. The number in brackets indicates the pin number for the 100P6F package.

3. Memory

Figure 3.1 is a Memory Map of each group. Each group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map

Table 4.13 SFR Information (13) ⁽¹⁾

Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
2C6Fh			XXh

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.




Figure 5.1 Ports P0 to P4, P5_0 to P5_3, P6, P7, P10, P11, P12_0 to P12_3, and P13 Timing Measurement Circuit

Table 5.9 Voltage Detection 0 Circuit Characteristics
(V_{CC} = 1.8 to 5.5 V and T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det0}	Voltage detection level V _{det0_0} ⁽¹⁾		1.80	1.90	2.05	V
	Voltage detection level V _{det0_1} ⁽¹⁾		2.15	2.35	2.50	V
	Voltage detection level V _{det0_2} ⁽¹⁾		2.70	2.85	3.05	V
	Voltage detection level V _{det0_3} ⁽¹⁾		3.55	3.80	4.05	V
—	Voltage detection 0 circuit response time ⁽³⁾	At the falling of V _{CC} from 5 V to (V _{det0_0} – 0.1) V	—	6	150	μs
—	Voltage detection circuit self power consumption	VCA25 = 1, V _{CC} = 5.0 V	—	1.5	—	μA
t _{d(E-A)}	Waiting time until voltage detection circuit operation starts ⁽²⁾		—	—	100	μs

Notes:

1. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
3. Time until the voltage monitor 0 reset is generated after the voltage passes V_{det0}.

Table 5.10 Voltage Detection 1 Circuit Characteristics
(V_{CC} = 1.8 to 5.5 V and T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V _{det1}	Voltage detection level V _{det1_0} ⁽¹⁾	At the falling of V _{CC}	2.00	2.20	2.40	V
	Voltage detection level V _{det1_1} ⁽¹⁾	At the falling of V _{CC}	2.15	2.35	2.55	V
	Voltage detection level V _{det1_2} ⁽¹⁾	At the falling of V _{CC}	2.30	2.50	2.70	V
	Voltage detection level V _{det1_3} ⁽¹⁾	At the falling of V _{CC}	2.45	2.65	2.85	V
	Voltage detection level V _{det1_4} ⁽¹⁾	At the falling of V _{CC}	2.60	2.80	3.00	V
	Voltage detection level V _{det1_5} ⁽¹⁾	At the falling of V _{CC}	2.75	2.95	3.15	V
	Voltage detection level V _{det1_6} ⁽¹⁾	At the falling of V _{CC}	2.85	3.10	3.40	V
	Voltage detection level V _{det1_7} ⁽¹⁾	At the falling of V _{CC}	3.00	3.25	3.55	V
	Voltage detection level V _{det1_8} ⁽¹⁾	At the falling of V _{CC}	3.15	3.40	3.70	V
	Voltage detection level V _{det1_9} ⁽¹⁾	At the falling of V _{CC}	3.30	3.55	3.85	V
	Voltage detection level V _{det1_A} ⁽¹⁾	At the falling of V _{CC}	3.45	3.70	4.00	V
	Voltage detection level V _{det1_B} ⁽¹⁾	At the falling of V _{CC}	3.60	3.85	4.15	V
	Voltage detection level V _{det1_C} ⁽¹⁾	At the falling of V _{CC}	3.75	4.00	4.30	V
	Voltage detection level V _{det1_D} ⁽¹⁾	At the falling of V _{CC}	3.90	4.15	4.45	V
	Voltage detection level V _{det1_E} ⁽¹⁾	At the falling of V _{CC}	4.05	4.30	4.60	V
	Voltage detection level V _{det1_F} ⁽¹⁾	At the falling of V _{CC}	4.20	4.45	4.75	V
—	Hysteresis width at the rising of V _{CC} in voltage detection 1 circuit	V _{det1_0} to V _{det1_5} selected	—	0.07	—	V
		V _{det1_6} to V _{det1_F} selected	—	0.10	—	V
—	Voltage detection 1 circuit response time ⁽²⁾	At the falling of V _{CC} from 5 V to (V _{det1_0} – 0.1) V	—	60	150	μs
—	Voltage detection circuit self power consumption	VCA26 = 1, V _{CC} = 5.0 V	—	1.7	—	μA
t _{d(E-A)}	Waiting time until voltage detection circuit operation starts ⁽³⁾		—	—	100	μs

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1}.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.13 High-speed On-Chip Oscillator Circuit Characteristics
($V_{CC} = 1.8$ to 5.5 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min. (2)	Typ.	Max. (2)	
—	High-speed on-chip oscillator frequency after reset	$V_{CC} = 1.8$ V to 5.5 V $-20^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$	39.4	40	40.6	MHz
		$V_{CC} = 1.8$ V to 5.5 V $-40^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$	39.4	40	40.6	MHz
		$V_{CC} = 1.8$ V to 5.5 V $T_{opr} = 25^{\circ}\text{C}$	39.6	40	40.4	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register ⁽¹⁾	$V_{CC} = 1.8$ V to 5.5 V $-20^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$	36.311	36.864	37.417	MHz
		$V_{CC} = 1.8$ V to 5.5 V $-40^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$	36.311	36.864	37.417	MHz
		$V_{CC} = 1.8$ V to 5.5 V $T_{opr} = 25^{\circ}\text{C}$	36.495	36.864	37.233	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	$V_{CC} = 1.8$ V to 5.5 V $-20^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$	31.52	32	32.48	MHz
		$V_{CC} = 1.8$ V to 5.5 V $-40^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$	31.52	32	32.48	MHz
		$V_{CC} = 1.8$ V to 5.5 V $T_{opr} = 25^{\circ}\text{C}$	31.68	32	32.32	MHz
—	Oscillation stability time	$V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$	—	100	450	μs
—	Self power consumption at oscillation	$V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$	—	500	—	μA

Notes:

1. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.
2. The minimum and maximum values are TBD for the R8C/L3AM Group (0.65-mm pin pitch) only.

Table 5.14 Low-speed On-Chip Oscillator Circuit Characteristics
($V_{CC} = 1.8$ to 5.5 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
fOCO-S	Low-speed on-chip oscillator frequency		112.5	125	137.5	kHz
—	Oscillation stability time	$V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$	—	30	100	μs
—	Self power consumption at oscillation	$V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$	—	3	—	μA
fOCO-WDT	Low-speed on-chip oscillator frequency for the watchdog timer		60	125	250	kHz
—	Oscillation stability time	$V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$	—	30	100	μs
—	Self power consumption at oscillation	$V_{CC} = 5.0$ V, $T_{opr} = 25^{\circ}\text{C}$	—	2	—	μA

Table 5.15 Power Supply Circuit Characteristics
($V_{CC} = 1.8$ to 5.5 V, $V_{SS} = 0$ V, and $T_{opr} = 25^{\circ}\text{C}$, unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
$t_{d(P-R)}$	Time for internal power supply stabilization during power-on ⁽¹⁾		—	—	2000	μs

Note:

1. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 5.16 LCD Drive Control Circuit Characteristics
(V_{CC} = 1.8 to 5.5 V, V_{SS} = 0 V, and T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
VLCD	LCD power supply voltage	VLCD = VL4	2.2	—	5.5	V
VL3	VL3 voltage		VL2	—	VL4	V
VL2	VL2 voltage	R8C/L35M	VL1	—	VL4	V
		R8C/L36M, R8C/L38M, R8C/L3AM	VL1	—	VL3	V
VL1	VL1 voltage		1	—	VL2 (3)	V
—	VL1 internally-generated voltage accuracy (1)		Setting voltage –0.2	Setting voltage	Setting voltage +0.2	V
f(FR)	Frame frequency		50	—	180	Hz
ILCD	LCD drive control circuit current		—	(Note 2)	—	μA

Notes:

1. The voltage is selected with bits LVLS0 to LVLS3 in the LCR1 register.
2. Refer to **Table 5.19 DC Characteristics (2)**, **Table 5.21 DC Characteristics (4)**, and **Table 5.23 DC Characteristics (6)**.
3. The VL1 voltage should be VCC or below.

Table 5.17 Power-Off Mode Characteristics
(V_{CC} = 2.2 to 5.5 V, V_{SS} = 0 V, and T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
—	Power-off mode operating supply voltage		2.2	—	5.5	V

5.4 DC Characteristics

Table 5.18 DC Characteristics (1) [4.0 V ≤ V_{CC} ≤ 5.5 V]
(T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard			Unit
					Min.	Typ.	Max.	
V _{OH}	Output "H" voltage	Port P10, P11 ⁽¹⁾	V _{CC} = 5V	I _{OH} = –20 mA	V _{CC} – 2.0	—	V _{CC}	V
		Other pins	V _{CC} = 5V	I _{OH} = –5 mA	V _{CC} – 2.0	—	V _{CC}	V
		XOUT	V _{CC} = 5V	I _{OH} = –200 μA	1.0	—	—	V
V _{OL}	Output "L" voltage	Port P10, P11 ⁽¹⁾	V _{CC} = 5V	I _{OL} = 20 mA	—	—	2.0	V
		Other pins	V _{CC} = 5V	I _{OL} = 5 mA	—	—	2.0	V
		XOUT	V _{CC} = 5V	I _{OL} = 200 μA	—	—	0.5	V
V _{T+} –V _{T–}	Hysteresis	INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO			0.05	0.5	—	V
		RESET, WKUP0			0.1	1.0	—	V
I _{IH}	Input "H" current		V _I = 5.0 V, V _{CC} = 5.0 V		—	—	5.0	μA
I _{IL}	Input "L" current		V _I = 0 V, V _{CC} = 5.0 V		—	—	–5.0	μA
R _{PULLUP}	Pull-up resistance		V _I = 0 V, V _{CC} = 5.0 V		25	50	100	kΩ
R _{FXIN}	Feedback resistance	XIN			—	0.3	—	MΩ
R _{FXCIN}	Feedback resistance	XCIN			—	14	—	MΩ
V _{RAM}	RAM hold voltage		During stop mode		1.8	—	—	V

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.

Table 5.19 DC Characteristics (2) [4.0 V ≤ V_{CC} ≤ 5.5 V]
(T_{opr} = −20 to 85°C (N version) / −40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition							Standard			Unit	
			Oscillation Circuit		On-Chip Oscillator		CPU Clock	Low-Power-Consumption Setting	Other	Min.	Typ. (3)	Max.		
			XIN (2)	XCIN	High-Speed (fOCO-F)	Low-Speed								
Icc	Power supply current (1)	High-speed clock mode	20 MHz	Off	Off	125 kHz	No division	—		—	7.0	15	mA	
			16 MHz	Off	Off	125 kHz	No division	—		—	5.6	12.5	mA	
			10 MHz	Off	Off	125 kHz	No division	—		—	3.6	—	mA	
			20 MHz	Off	Off	125 kHz	Divide-by-8	—		—	3.0	—	mA	
			16 MHz	Off	Off	125 kHz	Divide-by-8	—		—	2.2	—	mA	
			10 MHz	Off	Off	125 kHz	Divide-by-8	—		—	1.5	—	mA	
		High-speed on-chip oscillator mode	Off	Off	20 MHz	125 kHz	No division	—		—	7.0	15	mA	
			Off	Off	20 MHz	125 kHz	Divide-by-8	—		—	3.0	—	mA	
			Off	Off	4 MHz	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1		—	1	—	mA	
		Low-speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 VCA20 = 0		—	90	400	μA	
			Low-speed clock mode	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0		—	100	400	μA
		Off		32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation on RAM	—	55	—	μA	
		Wait mode	Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instruction is executed Peripheral clock operation	—	15	100	μA	
			Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off	—	4	90	μA	
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 0	While a WAIT instruction is executed Peripheral clock off	LCD drive control circuit (4) When external division resistors are used	—	7	—	μA
									Timer RE operation in real-time clock mode	LCD drive control circuit (5) When the internal voltage multiplier is used	—	12	—	μA
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instruction is executed Peripheral clock off Timer RE operation in real-time clock mode	—	3.5	—	μA	
			Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	—	2.0	5.0	μA
		Off		Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	—	15	—	μA	
		Power-off mode	Off	Off	Off	Off	—	—	Power-off 0 Topr = 25°C	—	0.02	0.2	μA	
			Off	Off	Off	Off	—	—	Power-off 0 Topr = 85°C	—	0.4	—	μA	
			Off	32 kHz	Off	Off	—	—	Power-off 1 Topr = 25°C	—	1.6	3.2	μA	
			Off	32 kHz	Off	Off	—	—	Power-off 1 Topr = 85°C	—	2.0	—	μA	

Notes:

- V_{CC} = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are V_{SS}.
- XIN is set to square wave input.
- V_{CC} = 5.0 V
- V_{LCD} = V_{CC}, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors.
- The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open.

Table 5.22 DC Characteristics (5) [$1.8\text{ V} \leq V_{CC} < 2.7\text{ V}$]
($T_{opr} = -20\text{ to }85^{\circ}\text{C}$ (N version) / $-40\text{ to }85^{\circ}\text{C}$ (D version), unless otherwise specified.)

Symbol	Parameter		Condition	Standard			Unit
				Min.	Typ.	Max.	
VOH	Output "H" voltage	Port P10, P11 (1)	$I_{OH} = -2\text{ mA}$	$V_{CC} - 0.5$	—	V_{CC}	V
		Other pins	$I_{OH} = -1\text{ mA}$	$V_{CC} - 0.5$	—	V_{CC}	V
		XOUT	$I_{OH} = -200\text{ }\mu\text{A}$	1.0	—	—	V
VOL	Output "L" voltage	Port P10, P11 (1)	$I_{OL} = 2\text{ mA}$	—	—	0.5	V
		Other pins	$I_{OL} = 1\text{ mA}$	—	—	0.5	V
		XOUT	$I_{OL} = 200\text{ }\mu\text{A}$	—	—	0.5	V
VT+-VT-	Hysteresis	$\overline{\text{INT0}}, \overline{\text{INT1}}, \overline{\text{INT2}},$ $\overline{\text{INT3}}, \overline{\text{INT4}}, \overline{\text{INT5}},$ $\overline{\text{INT6}}, \overline{\text{INT7}},$ $\overline{\text{KI0}}, \overline{\text{KI1}}, \overline{\text{KI2}}, \overline{\text{KI3}}, \overline{\text{KI4}},$ $\overline{\text{KI5}}, \overline{\text{KI6}}, \overline{\text{KI7}},$ $\overline{\text{TRAI0}},$ $\overline{\text{TRCIOA}}, \overline{\text{TRCIOB}},$ $\overline{\text{TRCIOC}}, \overline{\text{TRCIOD}},$ $\overline{\text{TRDIOA0}}, \overline{\text{TRDIOB0}},$ $\overline{\text{TRDIOC0}}, \overline{\text{TRDIOD0}},$ $\overline{\text{TRDIOA1}}, \overline{\text{TRDIOB1}},$ $\overline{\text{TRDIOC1}}, \overline{\text{TRDIOD1}},$ $\overline{\text{TRCTRG}}, \overline{\text{TRCCLK}},$ $\overline{\text{TRGCLKA}}, \overline{\text{TRGCLKB}},$ $\overline{\text{TRGIOA}}, \overline{\text{TRGIOB}},$ $\overline{\text{ADTRG}},$ $\overline{\text{RXD0}}, \overline{\text{RXD1}}, \overline{\text{RXD2}},$ $\overline{\text{CLK0}}, \overline{\text{CLK1}}, \overline{\text{CLK2}},$ $\overline{\text{SSI}}, \overline{\text{SCL}}, \overline{\text{SDA}}, \overline{\text{SSO}}$		0.05	0.4	—	V
		$\overline{\text{RESET}}, \overline{\text{WKUP0}}$		0.1	0.8	—	V
I _{IH}	Input "H" current		$V_I = 1.8\text{ V}, V_{CC} = 1.8\text{ V}$	—	—	4.0	μA
I _{IL}	Input "L" current		$V_I = 0\text{ V}, V_{CC} = 1.8\text{ V}$	—	—	-4.0	μA
R _{PULLUP}	Pull-up resistance		$V_I = 0\text{ V}, V_{CC} = 1.8\text{ V}$	60	160	420	k Ω
R _{IXIN}	Feedback resistance	XIN		—	0.3	—	M Ω
R _{IXCIN}	Feedback resistance	XCIN		—	14	—	M Ω
V _{RAM}	RAM hold voltage		During stop mode	1.8	—	—	V

Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DDR and P11DDR. When the drive capacity is set to Low, the value of any other pin applies.

5.5 AC Characteristics

Table 5.24 Timing Requirements of Synchronous Serial Communication Unit (SSU)
(V_{CC} = 1.8 to 5.5 V, V_{SS} = 0 V, and T_{opr} = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Conditions	Standard			Unit
				Min.	Typ.	Max.	
tsucyc	SSCK clock cycle time			4	—	—	tcyc (1)
t _{HI}	SSCK clock "H" width			0.4	—	0.6	tsucyc
t _{LO}	SSCK clock "L" width			0.4	—	0.6	tsucyc
trise	SSCK clock rising time	Master		—	—	1	tcyc (1)
		Slave		—	—	1	μs
tfall	SSCK clock falling time	Master		—	—	1	tcyc (1)
		Slave		—	—	1	μs
tsu	SSO, SSI data input setup time			100	—	—	ns
t _H	SSO, SSI data input hold time			1	—	—	tcyc (1)
t _{LEAD}	$\overline{\text{SCS}}$ setup time	Slave		1tcyc + 50	—	—	ns
t _{LAG}	$\overline{\text{SCS}}$ hold time	Slave		1tcyc + 50	—	—	ns
t _{OD}	SSO, SSI data output delay time			—	—	1	tcyc (1)
t _{SA}	SSI slave access time		2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	1.5tcyc + 100	ns
			1.8 V ≤ V _{CC} < 2.7 V	—	—	1.5tcyc + 200	ns
t _{OR}	SSI slave out open time		2.7 V ≤ V _{CC} ≤ 5.5 V	—	—	1.5tcyc + 100	ns
			1.8 V ≤ V _{CC} < 2.7 V	—	—	1.5tcyc + 200	ns

Note:

1. 1tcyc = 1/f₁(s)




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics web site.

