



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	88
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 20x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l3a8mnfa-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l3a8mnfa-u0</a>

### 1.1.3 Specifications

Tables 1.4 to 1.6 list the Specifications.

**Table 1.4 Specifications (1)**

Item	Function		Specification	
CPU	Central processing unit		R8C CPU core <ul style="list-style-type: none"> <li>Number of fundamental instructions: 89</li> <li>Minimum instruction execution time: 50 ns (<math>f(XIN) = 20</math> MHz, VCC = 2.7 to 5.5 V) 200 ns (<math>f(XIN) = 5</math> MHz, VCC = 1.8 to 5.5 V)</li> <li>Multiplier: 16 bits <math>\times</math> 16 bits <math>\rightarrow</math> 32 bits</li> <li>Multiply-accumulate instruction: 16 bits <math>\times</math> 16 bits + 32 bits <math>\rightarrow</math> 32 bits</li> <li>Operating mode: Single-chip mode (address space: 1 Mbyte)</li> </ul>	
Memory	ROM/RAM Data flash		Refer to <b>Tables 1.7 to 1.10 Product Lists</b> .	
Power Supply Voltage Detection	Voltage detection circuit		<ul style="list-style-type: none"> <li>Power-on reset</li> <li>Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)</li> </ul>	
I/O Ports	Programmable I/O ports	R8C/L35M Group	<ul style="list-style-type: none"> <li>CMOS I/O ports: 41, selectable pull-up resistor</li> <li>High current drive ports: 5</li> </ul>	
		R8C/L36M Group	<ul style="list-style-type: none"> <li>CMOS I/O ports: 52, selectable pull-up resistor</li> <li>High current drive ports: 8</li> </ul>	
		R8C/L38M Group	<ul style="list-style-type: none"> <li>CMOS I/O ports: 68, selectable pull-up resistor</li> <li>High current drive ports: 8</li> </ul>	
		R8C/L3AM Group	<ul style="list-style-type: none"> <li>CMOS I/O ports: 88, selectable pull-up resistor</li> <li>High current drive ports: 16</li> </ul>	
Clock	Clock generation circuits		4 circuits: XIN clock oscillation circuit XCIN clock oscillation circuit (32 kHz) High-speed on-chip oscillator (with frequency adjustment function) Low-speed on-chip oscillator <ul style="list-style-type: none"> <li>Oscillation stop detection: XIN clock oscillation stop detection function</li> <li>Frequency divider circuit: Division ratio selectable from 1, 2, 4, 8, and 16</li> <li>Low-power-consumption modes: Standard operating mode (high-speed clock, low-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode, power-off mode</li> </ul>	
		Real-time clock (timer RE)		
Interrupts		R8C/L35M Group	<ul style="list-style-type: none"> <li>Number of interrupt vectors: 69</li> <li>External Interrupt: 9 (INT <math>\times</math> 5, key input <math>\times</math> 4)</li> <li>Priority levels: 7 levels</li> </ul>	
		R8C/L36M Group	<ul style="list-style-type: none"> <li>Number of interrupt vectors: 69</li> <li>External Interrupt: 12 (INT <math>\times</math> 8, key input <math>\times</math> 4)</li> <li>Priority levels: 7 levels</li> </ul>	
		R8C/L38M Group	<ul style="list-style-type: none"> <li>Number of interrupt vectors: 69</li> <li>External Interrupt: 16 (INT <math>\times</math> 8, key input <math>\times</math> 8)</li> <li>Priority levels: 7 levels</li> </ul>	
		R8C/L3AM Group	<ul style="list-style-type: none"> <li>Number of interrupt vectors: 69</li> <li>External Interrupt: 16 (INT <math>\times</math> 8, key input <math>\times</math> 8)</li> <li>Priority levels: 7 levels</li> </ul>	
Watchdog Timer		<ul style="list-style-type: none"> <li>14 bits <math>\times</math> 1 (with prescaler)</li> <li>Selectable reset start function</li> <li>Selectable low-speed on-chip oscillator for watchdog timer</li> </ul>		
DTC (Data Transfer Controller)		<ul style="list-style-type: none"> <li>1 channel</li> <li>Activation sources: 38</li> <li>Transfer modes: 2 (normal mode, repeat mode)</li> </ul>		

**Table 1.6 Specifications (3)**

Item	Specification
Flash Memory	<ul style="list-style-type: none"> <li>• Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> <li>• Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM)</li> <li>• Program security: ROM code protect, ID code check</li> <li>• On-chip debug functions</li> <li>• On-board flash rewrite function</li> <li>• Background operation (BGO) function</li> </ul>
Operating Frequency/ Supply Voltage	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)
Current Consumption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.6 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2 $\mu$ A (VCC = 3.0 V, stop mode) Typ. 1.4 $\mu$ A (VCC = 3.0 V, power-off mode, timer RE enabled) Typ. 0.02 $\mu$ A (VCC = 3.0 V, power-off mode, timer RE disabled)
Operating Ambient Temperature	-20 to 85°C (N version) -40 to 85°C (D version) <sup>(1)</sup>


Note:

1. Specify the D version if D version functions are to be used.

**Table 1.10 Product List for R8C/L3AM Group****Current of Jun 2011**

Part No.	Internal ROM Capacity		Internal RAM Capacity	Package Type	Remarks
	Program ROM	Data Flash			
R5F2L3A7MNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	N Version
R5F2L3A7MNFA (D)	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B	
R5F2L3A8MNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A	
R5F2L3A8MNFA (D)	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B	
R5F2L3AAMNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3AAMNFA (D)	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3ACMNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3ACMNFA (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3A7MDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	D Version
R5F2L3A7MDFA (D)	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B	
R5F2L3A8MDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A	
R5F2L3A8MDFA (D)	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B	
R5F2L3AAMD FP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3AAMDFA (D)	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3ACMDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3ACMDFA (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	

(D): Under development

**Figure 1.4 Correspondence of Part No., with Memory Size and Package of R8C/L3AM Group**




Figure 1.12 Pin Assignment (Top View) of PLQP0100KB-A Package

## 1.5 Pin Functions

Tables 1.14 and 1.15 list Pin Functions for R8C/L3AM Group.

**Table 1.14 Pin Functions for R8C/L3AM Group (1)**

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	—	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	—	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Driving this pin low resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
Power-off mode exit input	WKUP0	I	This pin is provided for input to exit the mode used in power-off mode. Connect to VSS when not using power-off mode.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic oscillator or a crystal oscillator between pins XIN and XOUT. (1) To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XIN clock output	XOUT	O	XIN and XOUT. (1) To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between pins XCIN and XCOUT. (1) To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
XCIN clock output	XCOUT	O	To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INT0 to INT7	I	INT interrupt input pins.
Key input interrupt	KI0 to KI7	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	O	Timer RA output pin
Timer RB	TRBO	O	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDILOC0, TRDILOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Timer RE	TREO	O	Divided clock output pin
Timer RG	TRGCLKA, TRGCLKB	I	Timer RG input pins
	TRGIOA, TRGIOB	I/O	Timer RG I/O pins
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	O	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	O	Reception control output pin
	SCL2	I/O	I <sup>2</sup> C mode clock I/O pin
	SDA2	I/O	I <sup>2</sup> C mode data I/O pin

I: Input      O: Output      I/O: Input and output

Note:

- Contact the oscillator manufacturer for oscillation characteristics.

### 3. Memory


Figure 3.1 is a Memory Map of each group. Each group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



**Figure 3.1** Memory Map

**Table 4.2 SFR Information (2) (1)**

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h	INT7 Interrupt Control Register	INT7IC	XX00X000b
0044h	INT6 Interrupt Control Register	INT6IC	XX00X000b
0045h	INT5 Interrupt Control Register	INT5IC	XX00X000b
0046h	INT4 Interrupt Control Register	INT4IC	XX00X000b
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	SSUIC/IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	S0TIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	S0RIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh	Timer RG Interrupt Control Register	TRGIC	XXXXX000b
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h	Voltage monitor 1 / Comparator A1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage monitor 2 / Comparator A2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

X: Undefined

Notes:

1. Blank spaces are reserved. No access is allowed.
2. Selectable by the IICSEL bit in the SSUICCSR register.

**Table 4.6 SFR Information (6) (1)**

Address	Register	Symbol	After Reset
0140h	Timer RD Control Register 0	TRDCR0	00h
0141h	Timer RD I/O Control Register A0	TRDIORA0	10001000b
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b
0143h	Timer RD Status Register 0	TRDSR0	11100000b
0144h	Timer RD Interrupt Enable Register 0	TRDIER0	11100000b
0145h	Timer RD PWM Mode Output Level Control Register 0	TRDPOCR0	11111000b
0146h	Timer RD Counter 0	TRD0	00h 00h
0147h			
0148h	Timer RD General Register A0	TRDGRA0	FFh FFh
0149h			
014Ah	Timer RD General Register B0	TRDGRB0	FFh FFh
014Bh			
014Ch	Timer RD General Register C0	TRDGRC0	FFh FFh
014Dh			
014Eh	Timer RD General Register D0	TRDGRD0	FFh FFh
014Fh			
0150h	Timer RD Control Register 1	TRDCR1	00h
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b
0153h	Timer RD Status Register 1	TRDSR1	11000000b
0154h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b
0156h	Timer RD Counter 1	TRD1	00h 00h
0157h			
0158h	Timer RD General Register A1	TRDGRA1	FFh FFh
0159h			
015Ah	Timer RD General Register B1	TRDGRB1	FFh FFh
015Bh			
015Ch	Timer RD General Register C1	TRDGRC1	FFh FFh
015Dh			
015Eh	Timer RD General Register D1	TRDGRD1	FFh FFh
015Fh			
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0162h	UART1 Transmit Buffer Register	U1TB	XXh XXh
0163h			
0164h	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
0165h	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
0166h	UART1 Receive Buffer Register	U1RB	XXh XXh
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h	Timer RG Mode Register	TRGMR	01000000b
0171h	Timer RG Count Control Register	TRGCNTC	00h
0172h	Timer RG Control Register	TRGCR	10000000b
0173h	Timer RG Interrupt Enable Register	TRGIER	11110000b
0174h	Timer RG Status Register	TRGSR	11100000b
0175h	Timer RG I/O Control Register	TRGIOR	00h
0176h	Timer RG Counter	TRG	00h 00h
0177h			
0178h	Timer RG General Register A	TRGGRA	FFh FFh
0179h			
017Ah	Timer RG General Register B	TRGGRB	FFh FFh
017Bh			
017Ch	Timer RG General Register C	TRGGRC	FFh FFh
017Dh			
017Eh	Timer RG General Register D	TRGGRD	FFh FFh
017Fh			

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

**Table 4.7 SFR Information (7) (1)**

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Timer RD Pin Select Register 0	TRDPSR0	00h
0185h	Timer RD Pin Select Register 1	TRDPSR1	00h
0186h			
0187h	Timer RG Pin Select Register	TRGCSR	00h
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh	Key Input Pin Select Register	KISR	00h
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	1111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR/ICDRT	FFh
0195h	SS Transmit Data Register H (2)	SSTDHR	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR/ICDRR	FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH/ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL/ICCR2	0111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR/ICMR	00010000b/00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER/ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR/ICSR	00h/0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2/SAR	00h
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X000b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			

X: Undefined

Notes:

1. Blank spaces are reserved. No access is allowed.
2. Selectable by the IICSEL bit in the SSUIICSR register.

**Table 4.9 SFR Information (9) (1)**

Address	Register	Symbol	After Reset
0200h	LCD Control Register	LCR0	00h
0201h	LCD Bias Control Register	LCR1	00h
0202h	LCD Display Control Register	LCR2	X0000000b
0203h	LCD Clock Control Register	LCR3	00h
0204h			
0205h			
0206h	LCD Port Select Register 0	LSE0	00h
0207h	LCD Port Select Register 1	LSE1	00h
0208h	LCD Port Select Register 2	LSE2	00h
0209h	LCD Port Select Register 3	LSE3	00h
020Ah	LCD Port Select Register 4	LSE4	00h
020Bh	LCD Port Select Register 5	LSE5	00h
020Ch	LCD Port Select Register 6	LSE6	00h
020Dh	LCD Port Select Register 7	LSE7	00h
020Eh			
020Fh			
0210h	LCD Display Data Register	LRA0L	XXh
0211h		LRA1L	XXh
0212h		LRA2L	XXh
0213h		LRA3L	XXh
0214h		LRA4L	XXh
0215h		LRA5L	XXh
0216h		LRA6L	XXh
0217h		LRA7L	XXh
0218h		LRA8L	XXh
0219h		LRA9L	XXh
021Ah		LRA10L	XXh
021Bh		LRA11L	XXh
021Ch		LRA12L	XXh
021Dh		LRA13L	XXh
021Eh		LRA14L	XXh
021Fh		LRA15L	XXh
0220h		LRA16L	XXh
0221h		LRA17L	XXh
0222h		LRA18L	XXh
0223h		LRA19L	XXh
0224h		LRA20L	XXh
0225h		LRA21L	XXh
0226h		LRA22L	XXh
0227h		LRA23L	XXh
0228h		LRA24L	XXh
0229h		LRA25L	XXh
022Ah		LRA26L	XXh
022Bh		LRA27L	XXh
022Ch		LRA28L	XXh
022Dh		LRA29L	XXh
022Eh		LRA30L	XXh
022Fh		LRA31L	XXh
0230h		LRA32L	XXh
0231h		LRA33L	XXh
0232h		LRA34L	XXh
0233h		LRA35L	XXh
0234h		LRA36L	XXh
0235h		LRA37L	XXh
0236h		LRA38L	XXh
0237h		LRA39L	XXh
0238h		LRA40L	XXh
0239h		LRA41L	XXh
023Ah		LRA42L	XXh
023Bh		LRA43L	XXh
023Ch		LRA44L	XXh
023Dh		LRA45L	XXh
023Eh		LRA46L	XXh
023Fh		LRA47L	XXh

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

**Table 4.13 SFR Information (13) (1)**

Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h			XXh
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
2C6Fh			XXh

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.

**Table 4.14 SFR Information (14)<sup>(1)</sup>**

Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h			XXh
2C79h			XXh
2C7Ah	DTC Control Data 7	DTCD7	XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h			XXh
2C81h			XXh
2C82h	DTC Control Data 8	DTCD8	XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
2C88h			XXh
2C89h			XXh
2C8Ah	DTC Control Data 9	DTCD9	XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h			XXh
2C91h			XXh
2C92h	DTC Control Data 10	DTCD10	XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h			XXh
2C97h			XXh
2C98h			XXh
2C99h			XXh
2C9Ah	DTC Control Data 11	DTCD11	XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
2C9Fh			XXh
2CA0h			XXh
2CA1h			XXh
2CA2h	DTC Control Data 12	DTCD12	XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h			XXh
2CA9h	DTC Control Data 13	DTCD13	XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.


**Table 4.15 SFR Information (15) <sup>(1)</sup>**

Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h			XXh
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh			XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
2CE5h			XXh
2CE6h			XXh
2CE7h			XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh			XXh
2CEBh			XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh

X: Undefined

Note:

- Blank spaces are reserved. No access is allowed.



**Figure 5.1 Ports P0 to P4, P5\_0 to P5\_3, P6, P7, P10, P11, P12\_0 to P12\_3, and P13 Timing Measurement Circuit**

### 5.3 Peripheral Function Characteristics

**Table 5.3 A/D Converter Characteristics**  
**( $V_{CC}/AV_{CC} = V_{REF} = 2.2$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_{OPR} = -20$  to  $85^\circ\text{C}$  (N version) /  $-40$  to  $85^\circ\text{C}$  (D version), unless otherwise specified.)**

Symbol	Parameter	Conditions		Standard			Unit
				Min.	Typ.	Max.	
—	Resolution	$V_{REF} = AV_{CC}$		—	—	10	Bit
—	Absolute accuracy (2)	10-bit mode	$V_{REF} = AV_{CC} = 5.0$ V	$AN_0$ to $AN_{19}$ input		—	LSB
			$V_{REF} = AV_{CC} = 3.3$ V	$AN_0$ to $AN_{19}$ input		±5	LSB
			$V_{REF} = AV_{CC} = 3.0$ V	$AN_0$ to $AN_{19}$ input		±5	LSB
			$V_{REF} = AV_{CC} = 2.2$ V	$AN_0$ to $AN_{19}$ input		±5	LSB
		8-bit mode	$V_{REF} = AV_{CC} = 5.0$ V	$AN_0$ to $AN_{19}$ input		±2	LSB
			$V_{REF} = AV_{CC} = 3.3$ V	$AN_0$ to $AN_{19}$ input		±2	LSB
			$V_{REF} = AV_{CC} = 3.0$ V	$AN_0$ to $AN_{19}$ input		±2	LSB
			$V_{REF} = AV_{CC} = 2.2$ V	$AN_0$ to $AN_{19}$ input		±2	LSB
φAD	A/D conversion clock	$4.0 \leq V_{REF} = AV_{CC} \leq 5.5$ V (1)			2	—	20 MHz
		$3.2 \leq V_{REF} = AV_{CC} \leq 5.5$ V (1)			2	—	16 MHz
		$2.7 \leq V_{REF} = AV_{CC} \leq 5.5$ V (1)			2	—	10 MHz
		$2.2 \leq V_{REF} = AV_{CC} \leq 5.5$ V (1)			2	—	5 MHz
—	Tolerance level impedance				—	3	— kΩ
tconv	Conversion time	10-bit mode	$V_{REF} = AV_{CC} = 5.0$ V, $\phi_{AD} = 20$ MHz			2.2	— μs
		8-bit mode	$V_{REF} = AV_{CC} = 5.0$ V, $\phi_{AD} = 20$ MHz			2.2	— μs
tsamp	Sampling time	$\phi_{AD} = 20$ MHz			0.8	—	μs
Ivref	V <sub>REF</sub> current	$V_{CC} = 5$ V, XIN = f1 = φAD = 20 MHz			—	45	— μA
V <sub>REF</sub>	Reference voltage				2.2	—	AV <sub>CC</sub> V
V <sub>IA</sub>	Analog input voltage (3)				0	—	V <sub>REF</sub> V
OCVREF	On-chip reference voltage	$2 \text{ MHz} \leq \phi_{AD} \leq 4 \text{ MHz}$			1.19	1.34	1.49 V

Notes:

- The A/D conversion result will be undefined in wait mode, stop mode, power-off mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- This applies when the peripheral functions are stopped.
- When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

**Table 5.7 Flash Memory (Program ROM) Characteristics  
(V<sub>CC</sub> = 2.7 to 5.5 V and T<sub>OPR</sub> = 0 to 60°C, unless otherwise specified.)**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Program/erase endurance (1)		1,000 (2)	—	—	times
—	Byte program time		—	80	500	μs
—	Word program time		—	120	750	μs
—	Block erase time		—	0.3	—	s
td(SR-SUS)	Time delay from suspend request until suspend		—	—	5 + CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	—	—	ms
—	Time from suspend until erase restart		—	—	30+CPU clock × 1 cycle	μs
td(CMDRST-READY)	Time from when command is forcibly terminated until reading is enabled		—	—	30+CPU clock × 1 cycle	μs
—	Program, erase voltage		2.7	—	5.5	V
—	Read voltage		1.8	—	5.5	V
—	Program, erase temperature		0	—	60	°C
—	Data hold time (6)	Ambient temperature = 55°C	20	—	—	year

Notes:

1. Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.  
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
6. The data hold time includes time that the power supply is off or the clock is not supplied.

**Table 5.9 Voltage Detection 0 Circuit Characteristics**  
**(V<sub>CC</sub> = 1.8 to 5.5 V and T<sub>OPR</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>det0</sub>	Voltage detection level V <sub>det0_0</sub> (1)		1.80	1.90	2.05	V
	Voltage detection level V <sub>det0_1</sub> (1)		2.15	2.35	2.50	V
	Voltage detection level V <sub>det0_2</sub> (1)		2.70	2.85	3.05	V
	Voltage detection level V <sub>det0_3</sub> (1)		3.55	3.80	4.05	V
—	Voltage detection 0 circuit response time (3)	At the falling of V <sub>CC</sub> from 5 V to (V <sub>det0_0</sub> - 0.1) V	—	6	150	μs
—	Voltage detection circuit self power consumption	VCA25 = 1, V <sub>CC</sub> = 5.0 V	—	1.5	—	μA
t <sub>d(E-A)</sub>	Waiting time until voltage detection circuit operation starts (2)		—	—	100	μs

Notes:

1. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
3. Time until the voltage monitor 0 reset is generated after the voltage passes V<sub>det0</sub>.

**Table 5.10 Voltage Detection 1 Circuit Characteristics**  
**(V<sub>CC</sub> = 1.8 to 5.5 V and T<sub>OPR</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit
			Min.	Typ.	Max.	
V <sub>det1</sub>	Voltage detection level V <sub>det1_0</sub> (1)	At the falling of V <sub>CC</sub>	2.00	2.20	2.40	V
	Voltage detection level V <sub>det1_1</sub> (1)	At the falling of V <sub>CC</sub>	2.15	2.35	2.55	V
	Voltage detection level V <sub>det1_2</sub> (1)	At the falling of V <sub>CC</sub>	2.30	2.50	2.70	V
	Voltage detection level V <sub>det1_3</sub> (1)	At the falling of V <sub>CC</sub>	2.45	2.65	2.85	V
	Voltage detection level V <sub>det1_4</sub> (1)	At the falling of V <sub>CC</sub>	2.60	2.80	3.00	V
	Voltage detection level V <sub>det1_5</sub> (1)	At the falling of V <sub>CC</sub>	2.75	2.95	3.15	V
	Voltage detection level V <sub>det1_6</sub> (1)	At the falling of V <sub>CC</sub>	2.85	3.10	3.40	V
	Voltage detection level V <sub>det1_7</sub> (1)	At the falling of V <sub>CC</sub>	3.00	3.25	3.55	V
	Voltage detection level V <sub>det1_8</sub> (1)	At the falling of V <sub>CC</sub>	3.15	3.40	3.70	V
	Voltage detection level V <sub>det1_9</sub> (1)	At the falling of V <sub>CC</sub>	3.30	3.55	3.85	V
	Voltage detection level V <sub>det1_A</sub> (1)	At the falling of V <sub>CC</sub>	3.45	3.70	4.00	V
	Voltage detection level V <sub>det1_B</sub> (1)	At the falling of V <sub>CC</sub>	3.60	3.85	4.15	V
	Voltage detection level V <sub>det1_C</sub> (1)	At the falling of V <sub>CC</sub>	3.75	4.00	4.30	V
	Voltage detection level V <sub>det1_D</sub> (1)	At the falling of V <sub>CC</sub>	3.90	4.15	4.45	V
	Voltage detection level V <sub>det1_E</sub> (1)	At the falling of V <sub>CC</sub>	4.05	4.30	4.60	V
	Voltage detection level V <sub>det1_F</sub> (1)	At the falling of V <sub>CC</sub>	4.20	4.45	4.75	V
—	Hysteresis width at the rising of V <sub>CC</sub> in voltage detection 1 circuit	V <sub>det1_0</sub> to V <sub>det1_5</sub> selected	—	0.07	—	V
		V <sub>det1_6</sub> to V <sub>det1_F</sub> selected	—	0.10	—	V
—	Voltage detection 1 circuit response time (2)	At the falling of V <sub>CC</sub> from 5 V to (V <sub>det1_0</sub> - 0.1) V	—	60	150	μs
—	Voltage detection circuit self power consumption	VCA26 = 1, V <sub>CC</sub> = 5.0 V	—	1.7	—	μA
t <sub>d(E-A)</sub>	Waiting time until voltage detection circuit operation starts (3)		—	—	100	μs

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V<sub>det1</sub>.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

## 5.4 DC Characteristics

**Table 5.18 DC Characteristics (1) [4.0 V ≤ V<sub>cc</sub> ≤ 5.5 V]  
(T<sub>opr</sub> = –20 to 85°C (N version) / –40 to 85°C (D version), unless otherwise specified.)**

Symbol	Parameter	Condition	Standard			Unit		
			Min.	Typ.	Max.			
V <sub>OH</sub>	Output "H" voltage	Port P10, P11 (1)	V <sub>cc</sub> = 5V	I <sub>OH</sub> = –20 mA	V <sub>cc</sub> – 2.0	—	V <sub>cc</sub>	V
		Other pins	V <sub>cc</sub> = 5V	I <sub>OH</sub> = –5 mA	V <sub>cc</sub> – 2.0	—	V <sub>cc</sub>	V
		X <sub>OUT</sub>	V <sub>cc</sub> = 5V	I <sub>OH</sub> = –200 μA	1.0	—	—	V
V <sub>OL</sub>	Output "L" voltage	Port P10, P11 (1)	V <sub>cc</sub> = 5V	I <sub>OL</sub> = 20 mA	—	—	2.0	V
		Other pins	V <sub>cc</sub> = 5V	I <sub>OL</sub> = 5 mA	—	—	2.0	V
		X <sub>OUT</sub>	V <sub>cc</sub> = 5V	I <sub>OL</sub> = 200 μA	—	—	0.5	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis	INT0, INT1, INT2, INT3, INT4, INT5, INT6, INT7, K10, K11, K12, K13, K14, K15, K16, K17, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOA1, TRDIOB1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO			0.05	0.5	—	V
		RESET, WKUP0			0.1	1.0	—	V
I <sub>IH</sub>	Input "H" current	VI = 5.0 V, V <sub>cc</sub> = 5.0 V	—	—	5.0	μA		
I <sub>IL</sub>	Input "L" current	VI = 0 V, V <sub>cc</sub> = 5.0 V	—	—	–5.0	μA		
R <sub>PULLUP</sub>	Pull-up resistance	VI = 0 V, V <sub>cc</sub> = 5.0 V	25	50	100	kΩ		
R <sub>RXIN</sub>	Feedback resistance	XIN	—	0.3	—	MΩ		
R <sub>RXCIN</sub>	Feedback resistance	XCIN	—	14	—	MΩ		
V <sub>RAM</sub>	RAM hold voltage	During stop mode	1.8	—	—	V		


Note:

1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.

**Table 5.26 External Clock Input (XIN, XCIN)**


( $V_{CC} = 1.8$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_{OPR} = -20$  to  $85^\circ\text{C}$  (N version) /  $-40$  to  $85^\circ\text{C}$  (D version), unless otherwise specified.)

Symbol	Parameter	Standard						Unit	
		$V_{CC} = 2.2$ V, $T_{OPR} = 25^\circ\text{C}$		$V_{CC} = 3$ V, $T_{OPR} = 25^\circ\text{C}$		$V_{CC} = 5$ V, $T_{OPR} = 25^\circ\text{C}$			
		Min.	Max.	Min.	Max.	Min.	Max.		
$t_C(XIN)$	XIN input cycle time	200	—	50	—	50	—	ns	
$t_{WH}(XIN)$	XIN input "H" width	90	—	24	—	24	—	ns	
$t_{WL}(XIN)$	XIN input "L" width	90	—	24	—	24	—	ns	
$t_C(XCIN)$	XCIN input cycle time	14	—	14	—	14	—	$\mu\text{s}$	
$t_{WH}(XCIN)$	XCIN input "H" width	7	—	7	—	7	—	$\mu\text{s}$	
$t_{WL}(XCIN)$	XCIN input "L" width	7	—	7	—	7	—	$\mu\text{s}$	

**Figure 5.8 External Clock Input Timing Diagram****Table 5.27 Timing Requirements of TRAIO**

( $V_{CC} = 1.8$  to  $5.5$  V,  $V_{SS} = 0$  V and  $T_{OPR} = -20$  to  $85^\circ\text{C}$  (N version) /  $-40$  to  $85^\circ\text{C}$  (D version), unless otherwise specified.)

Symbol	Parameter	Standard						Unit	
		$V_{CC} = 2.2$ V, $T_{OPR} = 25^\circ\text{C}$		$V_{CC} = 3$ V, $T_{OPR} = 25^\circ\text{C}$		$V_{CC} = 5$ V, $T_{OPR} = 25^\circ\text{C}$			
		Min.	Max.	Min.	Max.	Min.	Max.		
$t_C(TRAIO)$	TRAIO input cycle time	500	—	300	—	100	—	ns	
$t_{WH}(TRAIO)$	TRAIO input "H" width	200	—	120	—	40	—	ns	
$t_{WL}(TRAIO)$	TRAIO input "L" width	200	—	120	—	40	—	ns	

**Figure 5.9 Input Timing of TRAIO**

