

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	LCD, POR, PWM, Voltage Detect, WDT
Number of I/O	88
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 20x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-BQFP
Supplier Device Package	100-QFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2l3acmdfa-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1. Overview
-------------

Current of Jun 2011

Part No.	Internal RC	M Capacity	Internal RAM	Package Type	Remarks
Fait NO.	Program ROM	Data Flash	Capacity	Fackage Type	Remains
R5F2L387MNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	N Version
R5F2L387MNFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388MNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388MNFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38AMNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38AMNFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L38CMNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38CMNFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L387MDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080KB-A	D Version
R5F2L387MDFA	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0080JA-A	
R5F2L388MDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080KB-A	
R5F2L388MDFA	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0080JA-A	
R5F2L38AMDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38AMDFA	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	
R5F2L38CMDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080KB-A	
R5F2L38CMDFA	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0080JA-A	1

#### Table 1.9 Product List for R8C/L38M Group

## Part No. R 5 F 2L 38 C M N FP Package type: FP: LQFP (0.50 mm pin pitch) FA: LQFP (0.65 mm pin pitch) Classification N: Operating ambient temperature -20°C to 85°C D: Operating ambient temperature -40°C to 85°C ROM capacity 7: 48 KB 8: 64 KB A: 96 KB C: 128 KB R8C/L38M Group R8C/Lx Series Memory type F: Flash memory Renesas MCU Renesas semiconductor

Figure 1.3 Correspondence of Part No., with Memory Size and Package of R8C/L38M Group



Part No.	Internal RO	M Capacity	Internal RAM	Package Type	Remarks
i artivo.	Program ROM	Data Flash	Capacity	r ackage rype	Remarks
R5F2L3A7MNFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	N Version
R5F2L3A7MNFA (D)	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B	
R5F2L3A8MNFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A	
R5F2L3A8MNFA (D)	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B	
R5F2L3AAMNFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3AAMNFA (D)	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3ACMNFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3ACMNFA (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3A7MDFP	48 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0100KB-A	D Version
R5F2L3A7MDFA (D)	48 Kbytes	1 Kbyte × 4	6 Kbytes	PRQP0100JD-B	
R5F2L3A8MDFP	64 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0100KB-A	
R5F2L3A8MDFA (D)	64 Kbytes	1 Kbyte × 4	8 Kbytes	PRQP0100JD-B	
R5F2L3AAMDFP	96 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3AAMDFA (D)	96 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	
R5F2L3ACMDFP	128 Kbytes	1 Kbyte × 4	10 Kbytes	PLQP0100KB-A	
R5F2L3ACMDFA (D)	128 Kbytes	1 Kbyte × 4	10 Kbytes	PRQP0100JD-B	1

#### Table 1.10Product List for R8C/L3AM Group

#### Current of Jun 2011

(D): Under development



Figure 1.4 Correspondence of Part No., with Memory Size and Package of R8C/L3AM Group

#### 1.3 Block Diagrams

Figure 1.5 shows a Block Diagram of R8C/L35M Group. Figure 1.6 shows a Block Diagram of R8C/L36M Group. Figure 1.7 shows a Block Diagram of R8C/L38M Group. Figure 1.8 shows a Block Diagram of R8C/L3AM Group.









Pin Number						I/O Pin Functions for Peripheral Modules							
	1	1	i						1		A/D Converter,	1	
											D/A Converter,	LCD	
L3AM	L38M	L36M	L35M	Control	Port			Serial			Comparator A,	drive	
(Note 2)	LOON	LOON	LOONI	Pin	1 OIL	Interrupt	Timer	Interface	SSU	I <sup>2</sup> C bus	Comparator B,	control	
(NOLE Z)								Interface					
											Voltage Detection	circuit	
10 [ 10]					50.0		TEDIOO				Circuit	05050	
40 [42]	31				P6_6		TRDIOC1					SEG50	
41 [43]	32				P6_5		TRDIOB1					SEG49	
42 [44]	33				P6_4		TRDIOA1					SEG48	
43 [45]	34				P6_3		TRDIOD0					SEG47	
44 [46]	35				P6_2		TRDIOC0					SEG46	
45 [47]	36				P6_1		TRDIOB0					SEG45	
46 [48]	37				P6_0		TRDIOA0/					SEG44	
40 [40]	31				F0_0		TRDCLK					36044	
47 [49]					P5_3							SEG43	
48 [50]					P5_2							SEG42	
49 [51]					P5_1							SEG41	
50 [52]					 P5_0							SEG40	
							TRCIOD/						
51 [53]	38	27	22		P4_7		TRCIOB					SEG39	
							TRCIOC/						
52 [54]	39	28	23		P4_6		TRCIOB					SEG38	
53 [55]	40	29	24		P4_5		TRCIOB					SEG37	
							TRCIOA/						
54 [56]	41	30	25		P4_4		TRCTRG					SEG36	
FF [F7]	40	24	20				TRCCLK/					SEG35	
55 [57]	42	31	26		P4_3		TRCTRG						
56 [58]	43	32	27		P4_2			CLK1				SEG34	
57 [59]	44	33	28		P4_1			RXD1				SEG33	
58 [60]	45	34	29		P4_0			TXD1				SEG32	
59 [61]	46	35			P3_7	INT7	TRCTRG				ADTRG	SEG31	
											ABIRO		
60 [62]	47	36			P3_6	INT6						SEG30	
61 [63]	48	37			P3_5	INT5						SEG29	
	40								-			05000	
62 [64]	49	38			P3_4	INT4						SEG28	
63 [65]	50	39	30		P3_3	INT3						SEG27	
04 [00]	E 4	40	04		D2 0							05000	
64 [66]	51	40	31		P3_2	INT2						SEG26	
65 [67]	52	41	32		P3_1	INT1						SEG25	
66 [68]	53	42	33		P3_0							SEG24	
00 [00]	55	42	55		F 3_0	INT0						31024	
67 [69]	54	43	34		P2_7	KI7						SEG23	
68 [70]	55	44	35		P2_6	1/10						SEG22	
						KI6							
69 [71]	56	45	36		P2_5	KI5						SEG21	
70 [72]	57	46	37		P2_4	KI4						SEG20	
		-	-						-				
71 [73]	58				P2_3	KI3						SEG19	
72 [74]	59				P2_2	KI2						SEG18	
	60											SEC17	
73 [75]	60				P2_1	KI1						SEG17	
74 [76]	61				P2_0	KI0						SEG16	
75 [77]					P1_7							SEG15	
76 [78]					P1_6							SEG14	
77 [79]					P1_5				1			SEG13	
78 [80]					P1_4				1			SEG12	
79 [81]	62				P1_3				<u> </u>		AN15	SEG11	
80 [82]	63				P1 2				<u> </u>		AN14	SEG10	
81 [83]		<u> </u>			P1_1						AN13	SEG9	
	64								1			0_00	
	64 65										AN12	SEG8	
82 [84]	65	47	38		P1_0						AN12 AN11	SEG8 SEG7	
		47	38 39								AN12 AN11 AN10	SEG8 SEG7 SEG6	

Pin Name Information by Pin Number (2) **Table 1.12** 

Notes:

The pin in parentheses can be assigned by a program.
 The number in brackets indicates the pin number for the 100P6F package.



		•••			manor			.,				
Pii	n Nun	nber				I/O Pin Functions for Peripheral Modules						
L3AM (Note 2)	L38M	L36M	L35M	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator A, Comparator B, Voltage Detection Circuit	LCD drive control circuit
85 [87]	68	49	40		P0_5						AN9	SEG5
86 [88]	69	50	41		P0_4						AN8	SEG4
87 [89]	70	51	42		P0_3						AN7	SEG3
88 [90]	71	52	43		P0_2						AN6	SEG2
89 [91]	72	53	44		P0_1						AN5	SEG1
90 [92]	73	54	45		P0_0						AN4	SEG0
91 [93]	74	55	46									VL1
92 [94]	75	56	47									VL2
93 [95]	76	57										VL3
94 [96]	77	58	48		P12_3							CL2
95 [97]	78	59	49		P12_2							CL1
96 [98]	79	60	50									VL4
97 [99]					P13_7		TRGCLKB				AN19	
98 [100]					P13_6		TRGIOB				AN18	
99 [1]					P13_5		TRGCLKA				AN17	
100 [2]					P13_4		TRGIOA		1		AN16	

Table 1.13	Pin Name Information b	y Pin Number (3	3)
------------	------------------------	-----------------	----

Notes:

The pin in parentheses can be assigned by a program.
 The number in brackets indicates the pin number for the 100P6F package.



#### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

#### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

#### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

#### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

#### 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

#### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

#### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

#### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

#### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



### 3. Memory

Figure 3.1 is a Memory Map of each group. Each group has a 1-Mbyte address space from addresses 00000h to FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



RENESAS

#### Figure 3.1 Memory Map

Address	Register	Symbol	After Reset
0280h	LCD Display Control Data Register	LRA16H	XXh
0281h	LOD Display Control Data Register	LRA17H	XXh
0282h		LRA18H	XXh
0283h		LRA19H	XXh
0284h		LRA20H	XXh
0285h		LRA20H	XXh
0286h		LRA22H	XXh
0287h		LRA23H	XXh
0288h		LRA24H	XXh
0289h		LRA25H	XXh
028Ah		LRA26H	XXh
028Bh		LRA27H	XXh
028Ch		LRA28H	XXh
028Dh		LRA29H	XXh
028Eh		LRA30H	XXh
028Fh		LRA31H	XXh
0290h		LRA32H	XXh
0291h		LRA33H	XXh
0292h		LRA34H	XXh
0293h		LRA35H	XXh
0294h		LRA36H	XXh
0295h		LRA37H	XXh
0296h		LRA38H	XXh
0297h		LRA39H	XXh
0298h		LRA40H	XXh
0299h		LRA41H	XXh
029Ah		LRA42H	XXh
029Bh		LRA43H	XXh
029Ch		LRA44H	XXh
029Dh		LRA45H	XXh
029Eh		LRA46H	XXh
029Fh		LRA47H	XXh
02A0h		LRA48H	XXh
02A1h		LRA49H	XXh
02A2h		LRA50H	XXh
02A3h		LRA51H	XXh
02A4h		LRA52H	XXh
02A5h		LRA53H	XXh
02A6h		LRA54H	XXh
02A7h		LRA55H	XXh
02A8h		LIVIOOTI	7011
02A9h			
02A9h			
02AAn 02ABh			
02ABh 02ACh			
02ACh 02ADh			
02ADh 02AEh			
02AFh			
02B0h			
02B1h			
02B2h			
02B3h			
02B4h			
02B5h			
02B6h			
02B7h			
02B8h			
02B9h			
02BAh			
02BBh			
02BCh			
02BDh		1	
02BEh			
02BFh		1	
X. Undefined		•	

SFR Information (11)<sup>(1)</sup> **Table 4.11** 

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



		· · ·	
Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh XXh
2C3An 2C3Bh	DTC Transfer Vector Area DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Ch			XXh
2C3Dh 2C3Eh	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		XXh
2C3Fh 2C40h	DTC Transfer Vector Area	DTCD0	
	DTC Control Data 0	DTCD0	XXh
2C41h	4		XXh
2C42h	4		XXh
2C43h	4		XXh
2C44h	4		XXh
2C45h	4		XXh
2C46h	-		XXh
2C47h	DTO Control Date 4	DTOD4	XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h	-		XXh
2C4Ah	-		XXh
2C4Bh	-		XXh
2C4Ch	-		XXh
2C4Dh	_		XXh
2C4Eh	_		XXh
2C4Fh		DTODO	XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h	-		XXh
2C52h	_		XXh
2C53h	_		XXh
2C54h	-		XXh
2C55h	-		XXh
2C56h	_		XXh
2C57h		DTODO	XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h	_		XXh
2C5Ah	-		XXh
2C5Bh	-		XXh
2C5Ch	-		XXh
2C5Dh	4		XXh
2C5Eh	4		XXh
2C5Fh	DTC Control Data 4	DT00 (	XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h	4		XXh
2C62h	4		XXh
2C63h	4		XXh
2C64h	4		XXh
2C65h	4		XXh
2C66h	4		XXh
2C67h			XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h	4		XXh
2C6Ah	4		XXh
2C6Bh	4		XXh
2C6Ch	4		XXh
2C6Dh	4		XXh
2C6Eh 2C6Fh	4		XXh
			XXh

#### SFR Information (13)<sup>(1)</sup> Table 4.13

X: Undefined Note: 1. Blank spaces are reserved. No access is allowed.



## 5. Electrical Characteristics

### 5.1 Absolute Maximum Ratings

#### Table 5.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage			-0.3 to 6.5	V
VI	Input voltage	XIN	XIN-XOUT oscillation on	-0.3 to 1.65	V
			(oscillation buffer ON) <sup>(1)</sup>		
		XIN	XIN-XOUT oscillation on	-0.3 to Vcc + 0.3	V
			(oscillation buffer OFF) <sup>(1)</sup>		
		VL1		-0.3 to VL2	V
		VL2	R8C/L35M	VL1 to VL4	V
			R8C/L36M, R8C/L38M, R8C/L3AM	VL1 to VL3	V
		VL3		VL2 to VL4	V
		VL4		VL3 to 6.5	V
		Other pins		-0.3 to Vcc + 0.3	V
Vo	Output voltage	XOUT	XIN-XOUT oscillation on	-0.3 to 1.65	V
			(oscillation buffer ON) <sup>(1)</sup>		
		XOUT	XIN-XOUT oscillation on	-0.3 to Vcc + 0.3	V
			(oscillation buffer OFF) (1)		
		VL1		-0.3 to VL2 (2)	V
		VL2	R8C/L35M	VL1 to VL4	V
			R8C/L36M, R8C/L38M, R8C/L3AM	VL1 to VL3	V
		VL3		VL2 to VL4	V
		VL4		-0.3 to 6.5	V
		CL1, CL2		-0.3 to 6.5	V
		COM0 to COM7		-0.3 to VL4	V
		SEG0 to SEG55		-0.3 to VL4	V
		Other pins		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	on	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	500	mW
Topr	Operating ambie	ent temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage tempera	ature		-65 to 150	°C

Notes:

1. For the register settings for each operation, refer to **7. I/O Ports** and **9. Clock Generation Circuit** in the User's Manual: Hardware.

2. The VL1 voltage should be VCC or below.









# Table 5.4D/A Converter Characteristics<br/>(Vcc/AVcc = Vref = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C<br/>(D version), unless otherwise specified.)

Symbol	Parameter	Conditions		Unit		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
_	Resolution				8	Bit
—	Absolute accuracy		_	-	2.5	LSB
tsu	Setup time		—	_	3	μS
Ro	Output resistor		—	6	—	kΩ
IVref	Reference power input current	(Note 1)			1.5	mA

Note:

1. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

#### Table 5.5 Comparator A Characteristics

(Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Onit
LVREF	External reference voltage input range		1.4	-	Vcc	V
LVCMP1,	External comparison voltage input		-0.3	-	Vcc + 0.3	V
LVCMP2	range					
-	Offset		-	50	200	mV
-	Comparator output delay time (1)	At falling, VI = Vref – 100 mV	-	3	-	μS
		At falling, $V_{I} = Vref - 1 V$ or below	-	1.5	-	μS
		At rising, VI = Vref + 100 mV	-	2	-	μS
		At rising, VI = Vref + 1 V or above	-	0.5	-	μS
-	Comparator operating current	Vcc = 5.0 V	_	0.5	_	μΑ

Note:

1. When the digital filter is disabled.

#### Table 5.6 Comparator B Characteristics

(Vcc = 2.7 to 5.5 V and Topr = $-20$ to $85^{\circ}$ C (N version) / $-40$ to $85^{\circ}$ C (D version), unless
otherwise specified.)

Symbol	Parameter	Condition		Standard					
			Min.	Тур.	Max.	Unit			
Vref	IVREF1, IVREF3 input reference voltage		0		Vcc - 1.4	V			
VI	IVCMP1, IVCMP3 input voltage		-0.3		Vcc + 0.3	V			
—	Offset		—	5	100	mV			
td	Comparator output delay time (1)	VI = Vref ± 100 mV	_	0.1	—	μS			
Ісмр	Comparator operating current	Vcc = 5.0 V	—	17.5	—	μA			

Note:

1. When the digital filter is disabled.



# Table 5.16LCD Drive Control Circuit Characteristics<br/>(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C<br/>(D version), unless otherwise specified.)

Symbol	Parameter	Condition		Unit			
Symbol	Farameter	Condition	Min.	Тур.	Max.	Onit	
VLCD	LCD power supply voltage	VLCD = VL4	2.2	_	5.5	V	
VL3	VL3 voltage		VL2	_	VL4	V	
VL2	VL2 voltage	R8C/L35M	VL1	_	VL4	V	
		R8C/L36M, R8C/L38M, R8C/L3AM	VL1	_	VL3	V	
VL1	VL1 voltage		1	_	VL2 (3)	V	
_	VL1 internally-generated voltage accuracy <sup>(1)</sup>		Setting voltage –0.2	Setting voltage	Setting voltage +0.2	V	
f(FR)	Frame frequency		50	_	180	Hz	
ILCD	LCD drive control circuit current		_	(Note 2)	_	μΑ	

Notes:

1. The voltage is selected with bits LVLS0 to LVLS3 in the LCR1 register.

2. Refer to Table 5.19 DC Characteristics (2), Table 5.21 DC Characteristics (4), and Table 5.23 DC Characteristics (6).

3. The VL1 voltage should be VCC or below.

#### Table 5.17 Power-Off Mode Characteristics

# (Vcc = 2.2 to 5.5 V, Vss = 0 V, and $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.)

Symbol	Parameter	Condition -		Unit		
Symbol	Falameter		Min.	Тур.	Max.	Unit
—	Power-off mode operating supply voltage		2.2	_	5.5	V



			Condition						Standard					
Symbol	ol Parameter			llation rcuit	On-C Oscilla	ator	CPU	Low-Power- Consumption	(	Other	Min.	Тур. (3)	Max.	Unit
			XIN (2)	XCIN	High-Speed (fOCO-F)	Speed	Clock	Setting	Ottlei					
lcc	Power supply current (1)	High- speed	20 MHz	Off	Off	125 kHz	No division	—			-	7.0	15	mA
		clock mode	16 MHz	Off	Off	125 kHz	No division	—			-	5.6	12.5	mA
			10 MHz	Off	Off	125 kHz	No division	—			-	3.6	—	mA
			20 MHz	Off	Off	125 kHz	Divide- by-8	—			—	3.0	—	mA
			16 MHz	Off	Off	125 kHz	Divide- by-8	—			—	2.2	—	mA
			10 MHz	Off	Off	125 kHz	Divide- by-8	—			—	1.5	—	mA
		High- speed	Off	Off	20 MHz	125 kHz	No division	—			—	7.0	15	mA
		on-chip oscillator	Off	Off	20 MHz	125 kHz	Divide- by-8	—			—	3.0	—	mA
		mode	Off	Off	4 MHz	125 kHz	Divide- by-16	MSTIIC = 1 MSTTRD = 1 MSTTRC = 1 MSTTRG = 1			—	1	—	mA
		Low- speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide- by-8	FMR27 = 1 VCA20 = 0				90	400	μA
		Low- speed clock	Off	32 kHz	Off	Off	No division	FMR27 = 1 VCA20 = 0			—	100	400	μA
		mode	Off	32 kHz	Off	Off	No division	FMSTP = 1 VCA20 = 0	Flash memory off Program operation of	on RAM	—	55	—	μA
		Wait mode	Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1	While a WAIT instru Peripheral clock ope		_	15	100	μA
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru Peripheral clock off	ction is executed	-	4	90	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1	While a WAIT instruction is executed Peripheral clock off Timer RE operation	LCD drive control circuit <sup>(4)</sup> When external division resistors are used LCD drive control	-	7	-	μΑ
								CM01 = 0	in real-time clock mode	circuit <sup>(5)</sup> When the internal voltage multiplier is used	_	12	_	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 VCA20 = 1 CM02 = 1 CM01 = 1	While a WAIT instru Peripheral clock off Timer RE operation	ction is executed in real-time clock mode	_	3.5	_	μA
		Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off		—	2.0	5.0	μA
			Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off		_	15	_	μA
		Power- off mode	Off	Off	Off	Off	—	—	Power-off 0 Topr = 25°C		—	0.02	0.2	μA
			Off	Off	Off	Off	—	—	Power-off 0 Topr = 85°C		—	0.4	—	μA
			Off	32 kHz	Off	Off	—	—	Power-off 1 Topr = 25°C		-	1.6	3.2	μΑ
			Off	32 kHz	Off	Off	—	—	Power-off 1 Topr = 85°C		—	2.0	-	μΑ

#### **Table 5.19** DC Characteristics (2) [4.0 V $\leq$ Vcc $\leq$ 5.5 V] (Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.)

Notes:

Vcc = 4.0 V to 5.5 V, single chip mode, output pins are open, and other pins are Vss. XIN is set to square wave input. Vcc = 5.0 V VLCD = Vcc, external division resistors are used for VL4 to VL1, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. The standard value does not include the current that flows through external division resistors. The internal voltage multiplier is used, bits LVLS3 to LVLS0 in the LCR1 register = 1011b, 1/3 bias, 1/4 duty, f(FR) = 64 Hz, SEG0 to SEG55 are selected, and segment and common output pins are open. 1. 2. 3. 4. 5.



Symbol	D-	romotor	Condition	St	Standard				
Symbol	Pa	rameter	Condition	Min.	Тур.	Max.	Uni		
Vон	Output "H" voltage	Port P10, P11 <sup>(1)</sup>	Iон = -2 mA	Vcc - 0.5		Vcc	V		
		Other pins	Iон = –1 mA	Vcc - 0.5	_	Vcc	V		
		XOUT	Іон = –200 μА	1.0	_	_	V		
Vol	Output "L" voltage	Port P10, P11 (1)	lo∟ = 2 mA	_		0.5	V		
		Other pins	IOL = 1 mA	—	_	0.5	V		
		XOUT	IoL = 200 μA	—		0.5	V		
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, INT5, INT6, INT7, KI0, KI1, KI2, KI3, KI4, KI5, KI6, KI7, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRDIOA0, TRDIOB0, TRDIOA0, TRDIOB0, TRDIOC0, TRDIOD0, TRDIOC1, TRDIOD1, TRDIOC1, TRDIOD1, TRCTRG, TRCCLK, TRGCLKA, TRGCLKB, TRGIOA, TRGIOB, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, SSI, SCL, SDA, SSO RESET, WKUP0		0.05	0.4	_	V		
Ін	Input "H" current		VI = 1.8 V, Vcc = 1.8 V	—	_	4.0	μA		
lı∟	Input "L" current		VI = 0 V, Vcc = 1.8 V	—		-4.0	μA		
Rpullup	Pull-up resistance		VI = 0 V, Vcc = 1.8 V	60	160	420	kΩ		
Rfxin	Feedback resistance	XIN		—	0.3	_	M۵		
Rfxcin	Feedback resistance	XCIN		—	14	—	M۵		
						1	1		

# Table 5.22DC Characteristics (5) [1.8 V $\leq$ Vcc < 2.7 V]<br/>(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

VRAM Note: RAM hold voltage

1. This applies when the drive capacity of the output transistor is set to High by registers P10DRR and P11DRR. When the drive capacity is set to Low, the value of any other pin applies.

1.8

\_

During stop mode



V









# Table 5.25Timing Requirements of I²C bus Interface (1)<br/>(Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85°C (N version) / -40 to 85°C (D version),<br/>unless otherwise specified.)

Symbol	Parameter	Condition	Sta	Standard				
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit		
tSCL	SCL input cycle time		12tcyc + 600 <sup>(1)</sup>	_	—	ns		
<b>t</b> SCLH	SCL input "H" width		3tcyc + 300 <sup>(1)</sup>	—	—	ns		
tSCLL	SCL input "L" width		5tcyc + 500 (1)	_	—	ns		
tsf	SCL, SDA input fall time		—	_	300	ns		
tSP	SCL, SDA input spike pulse rejection time		—	_	1tcyc (1)	ns		
tbuf	SDA input bus-free time		5tcyc (1)	_	—	ns		
<b>t</b> STAH	Start condition input hold time		3tcyc (1)	—	—	ns		
<b>t</b> STAS	Retransmit start condition input setup time		3tcyc (1)	_	—	ns		
<b>t</b> STOP	Stop condition input setup time		3tcyc (1)	_	—	ns		
tSDAS	Data input setup time		1tcyc + 40 <sup>(1)</sup>	_	-	ns		
<b>t</b> SDAH	Data input hold time		10		—	ns		

Note:

1. 1tcyc = 1/f1(s)





### General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
  - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
  not access these addresses; the correct operation of LSI is not guaranteed if they are
  accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.