



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmc8144svt1000a
Supplier Device Package	783-FCPBGA (29x29)
Package / Case	783-BBGA, FCBGA
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 105°C (TJ)
Voltage - Core	1.00V
Voltage - I/O	3.30V
On-Chip RAM	10.5MB
Non-Volatile Memory	ROM (96kB)
Clock Rate	1GHz
Interface	EBI/EMI, Ethernet, I ² C, PCI, Serial RapidIO, SPI, TDM, UART, UTOPIA
Туре	SC3400 Core
Product Status	Obsolete

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

ssignments and Reset States

1 Pin Assignments and Reset States

This section includes diagrams of the MSC8144 package ball grid array layouts and tables showing how the pinouts are allocated for the package.

1.1 FC-PBGA Ball Layout Diagrams

Top and bottom views of the FC-PBGA package are shown in Figure 3 and Figure 4 with their ball location index numbers.

Top View 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 1 2 3 4 5 6 7 8 9 26 27 28 А В С D Е F G н J Κ L Μ Ν Р R т U V W Υ AA AB AC AD AE AF AG AH

Figure 3. MSC8144 FC-PBGA Package, Top View



		Power-	r- I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
J8	V _{DDIO}										V _{DDIO}
J9	V _{DD}										V _{DD}
J10	GND										GND
J11	V _{DD}										V _{DD}
J12	GND										GND
J13	V _{DD}										V _{DD}
J14	GND										GND
J15	GND										GND
J16	GND										GND
J17	V _{DD}										V _{DD}
J18	GND										GND
J19	V _{DD}										V _{DD}
J20	GND										GND
J21	GND										GND
J22	GND										GND
J23	GND										GND
J24	V _{DDDDR}										V _{DDDDR}
J25	GND										GND
J26	V _{DDDDR}										V _{DDDDR}
J27	GND										GND
J28	V _{DDDDR}										V _{DDDDR}
K1	Reserved ¹										
K2	Reserved ¹										_
K3	Reserved ¹										—
K4	Reserved ¹										_
K5	V _{DDPLL2A}										V _{DDPLL2A}
K6	GND										GND
K7	V _{DDPLL0A}										V _{DDPLL0A}
K8	V _{DDPLL1A}										V _{DDPLL1A}
K9	V _{DD}										V _{DD}
K10	GND										GND
K11	V _{DD}										V _{DD}
K12	GND										GND
K13	V _{DD}										V _{DD}
K14	V _{DD}										V _{DD}
K15	V _{DD}										V _{DD}
K16	V _{DD}										V _{DD}
K17	V _{DD}										V _{DD}
K18	GND										GND
K19	V _{DD}										V _{DD}
K20	GND										GND
K21	V _{DD}										V _{DD}
K22	V _{DDDDR}										V _{DDDDR}



		Power- I/O Multiplexing Mode ²									
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
M8	V _{DDIO}										V _{DDIO}
M9	V _{DD}										V _{DD}
M10	GND										GND
M11	V _{DD}										V _{DD}
M12	GND										GND
M13	V _{DD}										V _{DD}
M14	GND										GND
M15	V _{DD}										V_{DD}
M16	GND										GND
M17	V _{DD}										V_{DD}
M18	GND										GND
M19	V _{DD}										V _{DD}
M20	GND										GND
M21	V _{DD}										V_{DD}
M22	V _{DDDDR}										V _{DDDDR}
M23	MCS1										V _{DDDDR}
M24	MA13										V _{DDDDR}
M25	MA2										V _{DDDDR}
M26	MA0										V _{DDDDR}
M27	GND										GND
M28	MCK1										V _{DDDDR}
N1	Reserved ¹										
N2	V _{DDIO}										V _{DDIO}
N3	TMS										V _{DDIO}
N4	UTP_RD10/PCI_AD14 ⁵		UTC	PIA	PCI			UTOPIA	l l		V _{DDIO}
N5	V _{DDIO}					Power					V _{DDIO}
N6	UTP_RADDR1/PCI_AD8		UTC	OPIA	PCI			UTOPIA	L .		V _{DDIO}
N7	UTP_TD9/PCI_AD31		UTC	PIA	PCI			UTOPIA	L .		V _{DDIO}
N8	TMR3/ <mark>PCI_IRDY</mark> /GPIO19 ^{3,} ⁶ / UTP_TEOP			TIMEF	R/GPIO		PCI	TIME	R/GPIO	UTOPIA	V _{DDIO}
N9	GND										GND
N10	V _{DDM3}										V _{DDM3}
N11	V _{DD}										V _{DD}
N12	V _{DDM3}										V _{DDM3}
N13	V _{DD}										V _{DD}
N14	V _{DDM3}										V _{DDM3}
N15	V _{DD}										V _{DD}
N16	V _{DDM3}										V _{DDM3}
N17	V _{DD}										V _{DD}
N18	V _{DDM3}	Ī									V _{DDM3}
N19	V _{DD}										V _{DD}
N20	V _{DDM3}										V _{DDM3}
N21	GND										GND



		Power-			I/	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
R7	V _{DDIO}										V _{DDIO}
R8	PCI_REQ					F	PCI				V _{DDIO}
R9	GND										GND
R10	GND										GND
R11	GND										GND
R12	GND										GND
R13	GND										GND
R14	GND										GND
R15	GND										GND
R16	GND										GND
R17	GND										GND
R18	GND										GND
R19	GND										GND
R20	GND										GND
R21	GND										GND
R22	GND										GND
R23	MODT0										V _{DDDDR}
R24	MDIC1										V _{DDDDR}
R25	MDIC0										V _{DDDDR}
R26	MCAS										V _{DDDDR}
R27	MWE										V _{DDDDR}
R28	MCK2										V _{DDDDR}
T1	Reserved ¹										—
T2	UTP_RPRTY/PCI_AD21		UTC	PIA	PCI			UTOPIA			V _{DDIO}
Т3	UTP_RD13/PCI_AD17		UTC	PIA	PCI			UTOPIA			V _{DDIO}
T4	V _{DDIO}										V _{DDIO}
T5	UTP_RD14/PCI_AD18		UTC	PIA	PCI			UTOPIA			V _{DDIO}
T6	UTP_RD15/PCI_AD19		UTC	PIA	PCI			UTOPIA			V _{DDIO}
T7	PCI_TRDY					F	PCI				V _{DDIO}
Т8	PCI_DEVSEL/GPIO31/ IRQ3 ^{3, 6}		GPIC)/IRQ		PCI			GPIO/IRQ		V _{DDIO}
Т9	GND										GND
T10	GND										GND
T11	GND										GND
T12	GND										GND
T13	GND										GND
T14	GND										GND
T15	GND										GND
T16	GND										GND
T17	GND										GND
T18	GND										GND
T19	GND										GND
T20	GND										GND



		Power-	- I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AE19	GND										GND
AE20	V _{DDM3IO}										V _{DDM3IO}
AE21	Reserved ¹										_
AE22	GND										GND
AE23	GND										GND
AE24	GND										GND
AE25	V _{DDDDR}										V _{DDDDR}
AE26	GND										GND
AE27	V _{DDDDR}										V _{DDDDR}
AE28	GND										GND
AF1	Reserved ¹										_
AF2	V _{DDIO}										V _{DDIO}
AF3	GND										GND
AF4	TDM0RDAT/ RCFG_CLKIN_RNG	RCFG_ CLKIN_ RNG		TDM					V _{DDIO}		
AF5	TDM0TSYN/RCW_SRC2	RCW_ SRC2		TDM					V _{DDIO}		
AF6	TDM1RDAT/RC0	RC0		-		Т	DM	-		-	V _{DDIO}
AF7	V _{DDIO}										V _{DDIO}
AF8	GND										GND
AF9	TDM2RDAT/RC4	RC4				Т	DM				V _{DDIO}
AF10	TDM2TCLK					Т	DM				V _{DDIO}
AF11	GPIO22/IRQ4 ^{3, 6} /SPIMOSI					GPIO/	IRQ/SPI				V _{DDIO}
AF12	GND										GND
AF13	GND										GND
AF14	V _{DDM3IO}										V _{DDM3IO}
AF15	GND										GND
AF16	GND										GND
AF17	Reserved ¹										—
AF18	V _{DDM3IO}										V _{DDM3IO}
AF19	GND										GND
AF20	Reserved ¹										—
AF21	Reserved ¹										_
AF22	M3_RESET										V _{DDM3IO}
AF23	GND										GND
AF24	V _{DDDDR}										V _{DDDDR}
AF25	GND										GND
AF26	V _{DDDDR}										V _{DDDDR}
AF27	GND										GND
AF28	V _{DDDDR}										V _{DDDDR}
AG1	Reserved ¹										
AG2	GPIO16/IRQ0 ^{3, 6}					GPI	0/IRQ				V _{DDIO}
AG3	TDM0TCLK					Т	DM				V _{DDIO}



		Power-	I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AG4	TDM0RSYN/RCW_SRC0	RCW_ SRC0				Т	DM				V _{DDIO}
AG5	TDM0RCLK					Т	DM				V _{DDIO}
AG6	TDM0TDAT/RCW_SRC1	RCW_ SRC1				Т	DM				V _{DDIO}
AG7	TDM2TSYN/RC7	RC7				Т	DM				V _{DDIO}
AG8	TDM2RCLK					Т	DM				V _{DDIO}
AG9	TDM2RSYN/RC5	RC5				Т	DM				V _{DDIO}
AG10	GPIO24/IRQ6 ^{3, 6} /SPISEL					GPIO/	IRQ/SPI				V _{DDIO}
AG11	GPIO23/IRQ5 ^{3, 6} /SPIMISO					GPIO/	IRQ/SPI				V _{DDIO}
AG12	Reserved ¹										_
AG13	GND										GND
AG14	GND										GND
AG15	GND										GND
AG16	GND										GND
AG17	Reserved ¹										_
AG18	Reserved ¹										_
AG19	GND										GND
AG20	GND										GND
AG21	V _{DDM3IO}										V _{DDM3IO}
AG22	GND										GND
AG23	GND										GND
AG24	GND										GND
AG25	V _{DDDDR}										V _{DDDDR}
AG26	GND										GND
AG27	V _{DDDDR}										V _{DDDDR}
AG28	GND										GND
AH1	Reserved ¹										—
AH2	Reserved ¹										—
AH3	Reserved ¹										—
AH4	Reserved ¹										—
AH5	Reserved ¹										—
AH6	Reserved ¹										—
AH7	Reserved ¹										—
AH8	Reserved ¹										—
AH9	Reserved ¹										—
AH10	Reserved ¹										—
AH11	Reserved ¹										—
AH12	Reserved ¹										—
AH13	Reserved ¹										—
AH14	Reserved ¹										—
AH15	Reserved ¹										—
AH16	Reserved ¹										—

Table 1. Signal List by Ball Number (continued)



rical Characteristics

2.3 Default Output Driver Characteristics

Table 4 provides information on the characteristics of the output driver strengths.

Table 4. Output Drive Impedance

Driver Type	Output Impedance (Ω)
DDR signal	18
DDR2 signal	18 35 (half strength mode)

2.4 Thermal Characteristics

Table 5 describes thermal characteristics of the MSC8144 for the FC-PBGA packages.

Table 5	Thermal	Characteristics	for	the	MSC81	44
Table J.	i nei mai	Unaracteristics	101	uie	MOCOI	

Characteristic	Symbol	FC-I 29 × 2	Unit	
Gharacteristic	Symbol	Natural Convection	200 ft/min (1 m/s) airflow	Unit
Junction-to-ambient ^{1, 2}	R _{θJA}	20	15	°C/W
Junction-to-ambient, four-layer board ^{1, 3}	R _{θJA}	15	12	°C/W
Junction-to-board (bottom) ⁴	R _{θJB}	7		°C/W
Junction-to-case ⁵	R _{θJC}	0.8		°C/W
Notes: 1. Junction temperature is a function of die siz temperature, ambient temperature, air flow, resistance.	e, on-chip power diss power dissipation of	ipation, package therma other components on th	I resistance, mounting s e board, and board therr	ite (board) nal

2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.

3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.

4. Thermal resistance between the die and the printed circuit board per JEDEC JESD 51-8. Board temperature is measured on the top surface of the board near the package.

5. Thermal resistance between the active surface of the die and the case top surface determined by the cold plate method (MIL SPEC-883 Method 1012.1) with the calculated case temperature.



2.5 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MSC8144.

2.5.1 DDR SDRAM DC Electrical Characteristics

This section describes the DC electrical specifications for the DDR SDRAM interface of the MSC8144.

Note: DDR SDRAM uses $V_{DDDDR}(typ) = 2.5 V$ and DDR2 SDRAM uses $V_{DDDDR}(typ) = 1.8 V$.

2.5.1.1 DDR2 (1.8 V) SDRAM DC Electrical Characteristics

Table 6 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the MSC8144 when $V_{DDDDR}(typ) = 1.8 \text{ V}.$

Table 6.	DDR2	SDRAM	DC Electric	al Character	ristics for V	V _{DDDDR} ((typ) = 1.	8 V

Parameter/Condition	Symbol	Min	Мах	Unit
I/O supply voltage ¹	V _{DDDDR}	1.7	1.9	V
I/O reference voltage ²	MV _{REF}	$0.49 \times V_{DDDDR}$	$0.51 \times V_{DDDDR}$	V
I/O termination voltage ³	V _{TT}	MV _{REF} – 0.04	MV _{REF} + 0.04	V
Input high voltage	V _{IH}	MV _{REF} + 0.125	V _{DDDDR} + 0.3	V
Input low voltage	V _{IL}	-0.3	MV _{REF} – 0.125	V
Output leakage current ⁴	I _{OZ}	-50	50	μΑ
Output high current (V _{OUT} = 1.420 V)	I _{ОН}	-13.4	—	mA
Output low current (V _{OUT} = 0.280 V)	I _{OL}	13.4	—	mA

 MV_{REF} is expected to be equal to 0.5 × V_{DDDDR}, and to track V_{DDDDR} DC variations as measured at the receiver. Peak-to-peak noise on MV_{REF} may not exceed ±2% of the DC value.

3. V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV_{REF}. This rail should track variations in the DC level of V_{DDDDR}.

4. Output leakage is measured with all outputs are disabled, $0 V \le V_{OUT} \le V_{DDDDR}$.



rical Characteristics

2.6.3 Reset Timing

The MSC8144 has several inputs to the reset logic:

- Power-on reset (PORESET)
- External hard reset (HRESET)
- External soft reset (SRESET)
- Software watchdog reset
- JTAG reset
- RapidIO reset
- Software hard reset
- Software soft reset

All MSC8144 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. Table 17 describes the reset sources.

Name	Direction	Description
Power-on reset (PORESET)	Input	Initiates the power-on reset flow that resets the MSC8144 and configures various attributes of the MSC8144. On PORESET, the entire MSC8144 device is reset. All PLLs states is reset, HRESET and SRESET are driven, the extended cores are reset, and system configuration is sampled. The reset source and word are configured only when PORESET is asserted.
External hard reset (HRESET)	Input/ Output	Initiates the hard reset flow that configures various attributes of the MSC8144. While HRESET is asserted, SRESET is also asserted. HRESET is an open-drain pin. Upon hard reset, HRESET and SRESET are driven, the extended cores are reset, and system configuration is sampled. Note that the RCW (reset Configuration Word) is not reloaded during HRESET assertion after out of power on reset sequence. The reset configuration word is described in the Reset chapter in the MSC8144 Reference Manual.
External soft reset (SRESET)	Input/ Output	Initiates the soft reset flow. The MSC8144 detects an external assertion of SRESET only if it occurs while the MSC8144 is not asserting reset. SRESET is an open-drain pin. Upon soft reset, SRESET is driven, the extended cores are reset, and system configuration is maintained.
Host reset command through the TAP	Internal	When a host reset command is written through the Test Access Port (TAP), the TAP logic asserts the soft reset signal and an internal soft reset sequence is generated.
Software watchdog reset	Internal	When the MSC8144 watchdog count reaches zero, a software watchdog reset is signalled. The enabled software watchdog event then generates an internal hard reset sequence.
RapidIO reset	Internal	When the RapidIO logic asserts the RapidIO hard reset signal, it generates an internal hard reset sequence.
Software hard reset	Internal	A hard reset sequence can be initialized by writing to a memory mapped register (RCR)
Software soft reset	Internal	A soft reset sequence can be initialized by writing to a memory mapped register (RCR)

Table 17. Reset Sources

Table 18 summarizes the reset actions that occur as a result of the different reset sources. Table 18. Reset Actions for Each Reset Source

Poset Action/Poset Source	Po <u>wer-On Re</u> set (PORESET) Hard Reset (HRESET)		Soft Reset (SRESET)	
Reset Action/Reset Source	External only	External or Internal (Software Watchdog, Software or RapidIO)	External or internal Software	JTAG Command: EXTEST, CLAMP, or HIGHZ
Configuration pins sampled (Refer to Section 2.6.3.2 for details).	Yes	No	No	No
PLL state reset	Yes	No	No	No
Select reset configuration source	Yes	No	No	No
System reset configuration write	Yes	No	No	No

Figure 8 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).



Figure 8. Timing for t_{DDKHMH}





Figure 9. DDR SDRAM Output Timing



rical Characteristics

Figure 10 provides the AC test load for the DDR bus.



Figure 10. DDR AC Test Load

2.6.5 Serial RapidIO Timing and SGMII Timing

2.6.5.1 AC Requirements for SRIO_REF_CLK and SRIO_REF_CLK

Table 24 lists AC signal specifications.

Table 24. SDn_REF	_CLK and SD <i>n</i> _R	EF_CLK AC Signal	Specifications

Parameter Description	Symbol	Min	Typical	Max	Units	Comments
REFCLK cycle time	t _{REF}	_	10 (8, 6.4)	_	ns	8 ns applies only to serial RapidIO system with 125-MHz reference clock. 6.4 ns applies only to serial RapidIO systems with a 156.25 MHz reference clock. Note: SGMII uses the 8 ns (125 MHz) value only.

2.6.5.2 Signal Definitions

LP-Serial links use differential signaling. This section defines terms used in the description and specification of differential signals. Figure 11 shows how the signals are defined. The figure shows waveforms for either a transmitter output (TD and $\overline{\text{TD}}$) or a receiver input (RD and $\overline{\text{RD}}$). Each signal swings between voltage levels A and B, where A > B.



Figure 11. Differential V_{PP} of Transmitter or Receiver

Note: This explanation uses generic TD/TD/RD/RD signal names. These correspond to SRIO_TXD/SRIO_TXD/SRIO_RXD/SRIO_RXD respectively.



2.6.5.6 Receiver Eye Diagrams

For each baud rate at which an LP-Serial receiver is specified to operate, the receiver shall meet the corresponding bit error rate specification (Table 32, Table 33, and Table 34) when the eye pattern of the receiver test signal (exclusive of sinusoidal jitter) falls entirely within the unshaded portion of the receiver input compliance mask shown in Figure 14 with the parameters specified in Table 35. The eye pattern of the receiver test signal is measured at the input pins of the receiving device with the device replaced with a 100 $\Omega \pm 5\%$ differential resistive load.



Figure 14. Receiver Input Compliance Mask

Table 35. Receiver Inp	out Compliance Mask	Parameters Exclusive o	f Sinusoidal Jitter
------------------------	---------------------	------------------------	---------------------

Receiver Type	V _{DIFF} min (mV)	V _{DIFF} max (mV)	A (UI)	B (UI)
1.25 GBaud	100	800	0.275	0.400
2.5 GBaud	100	800	0.275	0.400
3.125 GBaud	100	800	0.275	0.400

2.6.5.7 Measurement and Test Requirements

Since the LP-Serial electrical specification are guided by the XAUI electrical interface specified in Clause 47 of **IEEE** Std. 802.3ae-2002TM, the measurement and test requirements defined here are similarly guided by Clause 47. In addition, the CJPAT test pattern defined in Annex 48A of **IEEE** Std. 802.3ae-2002 is specified as the test pattern for use in eye pattern and jitter measurements. Annex 48B of **IEEE** Std. 802.3ae-2002 is recommended as a reference for additional information on jitter test methods.



Figure 31 shows the RGMII AC timing and multiplexing diagrams.



Figure 31. RGMII AC Timing and Multiplexing



2.6.11 ATM/UTOPIA/POS Timing

Table 47 provides the ATM/UTOPIA/POS input and output AC timing specifications.

Characteristic	Symbol	Min	Мах	Unit
Outputs—External clock delay	t _{UEKHOV}	1	9	ns
Outputs—External clock High Impedance ¹	t _{UEKHOX}	1	9	ns

tUEIVKH

t_{UEIXKH}

Table 47. ATM/UTOPIA/POS AC Timing (External Clock) Specifications

Notes: 1. Not tested. Guaranteed by design.

Inputs-External clock input setup time

Inputs-External clock input hold time

Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are
measured at the pin. Although the specifications generally reference the rising edge of the clock, these AC timing diagrams
also apply when the falling edge is the active edge.

4

1

Figure 32 provides the AC test load for the ATM/UTOPIA/POS.



Figure 32. ATM/UTOPIA/POS AC Test Load

Figure 33 shows the ATM/UTOPIA/UTOPIA timing with external clock.



Figure 33. ATM/UTOPIAPOS AC Timing (External Clock)

ns

ns



2.6.12 SPI Timing

Table 48 lists the SPI input and output AC timing specifications.

Table 48. SPI AC Timing Specifications ¹

Characteristic	Symbol ²	Min	Мах	Unit
SPI outputs valid—Master mode (internal clock) delay	t _{NIKHOV}		6	ns
SPI outputs hold—Master mode (internal clock) delay	t _{NIKHOX}	0.5		ns
SPI outputs valid—Slave mode (external clock) delay	t _{NEKHOV}		8	ns
SPI outputs hold—Slave mode (external clock) delay	t _{NEKHOX}	2		ns
SPI inputs—Master mode (internal clock input) setup time	t _{NIIVKH}	4		ns
SPI inputs—Master mode (internal clock) input hold time	t _{NIIXKH}	0		ns
SPI inputs—Slave mode (external clock) input setup time	t _{NEIVKH}	4		ns
SPI inputs—Slave mode (external clock) input hold time	t _{NEIXKH}	2		ns

Notes: 1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.

2. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).}

Figure 34 provides the AC test load for the SPI.



Figure 34. SPI AC Test Load

Figure 35 and Figure 36 represent the AC timings from Table 48. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 35 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.

Figure 35. SPI AC Timing in Slave Mode (External Clock)

Figure 36 shows the SPI timings in master mode (internal clock).





Note: The clock edge is selectable on SPI.

Figure 36. SPI AC Timing in Master Mode (Internal Clock)

2.6.13 Asynchronous Signal Timing

Table 49. Signal Timing

	Characteristics	Symbol	Туре	Min
Input		t _{IN}	Asynchronous	One CLKIN cycle ¹
Output		t _{OUT}	Asynchronous	Application dependent
Note: 1. Relevant for EE0, IRQ[15–0], and NMI only.				

The following interfaces use the specified asynchronous signals:

- *GPIO*. Signals GPIO[31–0], when used as GPIO signals, that is, when the alternate multiplexed special functions are not selected.
- **Note:** When used as a GPI, the input should be driven until it is acknowledged by the device; the GPIO input status is read from a register.
 - *EE port.* Signals EE0, EE1, EE2_0, EE2_1, EE2_2, and EE2_3.
 - Boot function. Signal STOP_BS.
 - I^2C interface. Signals I2C_SCL and I2C_SDA.
 - Interrupt inputs. Signals IRQ[15–0] and NMI.
 - Interrupt outputs. Signals INT_OUT and NMI_OUT (pulse width is 10 ns).

Figure 37 shows the behavior of the asynchronous signals.



Figure 37. Asynchronous Signal Timing



ware Design Considerations

3.2 **Power Supply Design Considerations**

Each PLL supply must have an external RC filter for the V_{DDPLL} input. The filter is a 10 Ω resistor in series with two 2.2 μ F, low ESL (<0.5 nH) and low ESR capacitors. All three PLLs can connect to a single supply voltage source (such as a voltage regulator) as long as the external RC filter is applied to each PLL separately (see Figure 43). For optimal noise filtering, place the circuit as close as possible to its V_{DDPLL} inputs. These traces should be short and direct.



Figure 43. PLL Supplies



ware Design Considerations

Table 58. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required (continued)

Signal Name	Pin Connection
GE1_SGMII_TX	NC
GE1_TD[0-3]	NC
GE1_TX_CLK	GND
GE1_TX_EN	NC
GE1_TX_ER	NC

3.4.4.2 Ethernet Controller 2 (GE2) Related Pins

Note: Table 59 through Table 61 assume that the alternate function of the specified pin is not used. If the alternate function is used, connect the pin as required to support that function.

3.4.4.2.1 GE2 interface Is Not Used

Table 59 assumes that the GE2 pins are not used for any purpose (including any multiplexed function) and that V_{DDGE2} is tied to GND.

Table 59. Connectivity of GE2 Related Pins When the GE2 Interface Is Not Used

Signal Name	Pin Connection
GE2_RD[0-3]	NC
GE2_RX_CLK	NC
GE2_RX_DV	NC
GE2_RX_ER	NC
GE2_SGMII_RX	GND _{SXC}
GE2_SGMII_RX	GND _{SXC}
GE2_SGMII_TX	NC
GE2_SGMII_TX	NC
GE2_TCK	Nc
GE2_TD[0-3]	Nc
GE2_TX_EN	NC

3.4.4.2.2 Subset of GE2 Pins Required

When only a subset of the whole GE2 interface is used, such as for RMII, the unused GE2 pins should be connected as described in Table 60. The table assumes that the unused GE2 pins are not used for any purpose (including any multiplexed functions) and that V_{DDGE2} is tied to either 2.5 V or 3.3 V.

Table 60. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required

Signal Name	Pin Connection
GE2_RD[0-3]	GND
GE2_RX_CLK	GND
GE2_RX_DV	GND
GE2_RX_ER	GND
GE2_SGMII_RX	GND _{SXC}



5



Package Information



6 **Product Documentation**

- *MSC8144 Technical Data Sheet* (MSC8144). Details the signals, AC/DC characteristics, clock signal characteristics, package and pinout, and electrical design considerations of the MSC8144 device.
- *MSC8144 Reference Manual* (MSC8144RM). Includes functional descriptions of the extended cores and all the internal subsystems including configuration and programming information.
- Application Notes. Cover various programming topics related to the StarCore DSP core and the MSC8144 device.
- *SC3400 DSP Core Reference Manual*. Covers the SC3400 core architecture, control registers, clock registers, program control, and instruction set.
- *MSC8144 SC3400 DSP Core Subsystem Reference Manual*. Covers core subsystem architecture, functionality, and registers.



Table 66. Document Revision History (continued)

Rev.	Date	Description
7	Dec 2007	• Changed minimum voltage level for V _{DDM3} to 1.213 (1.25 – 3%) in Table 3.
		• Added POS to titles in Section 2.6.6 .
		• Added additional signals to titles in Section 2.6.8 . Added high and low voltage ranges to Table 19.
		• Added A1 M and POS to headings in Section 2.7.11. Changed characteristics to generic input/output in Table 52, Figure 33, and Figure 34
		 Replaced Sections 2.7.13 and 2.7.14 with new Section 2.7.13 Asynchronous Signal Timing Repumbered
		subsequent sections, tables, and figures.
		• Added POS to all UTOPIA references in Section 3.4.5.
8	Dec 2007	Changed GCR4 program value to 0x0004C130 in Note 7 in Table 51.
9	Mar 2008	Changed description of Table 20 in Section 2.7.2.
10	Apr 2008	• Added ³ to the PLL supply voltage row in Table 2 .
		• Changed the first sentence in Section 3.4.8 to reflect that Table 70 indicates what to do with pins if they are
		"not" required by the design. Changed the Pin Connection for GPIO[0–31] to GND.
		Updated ordering information in Section 4. Multiple compations of minor pupotuation arrays
44	Aug 2000	Multiple contections of minor punctuation errors.
	Aug 2008	 Removed the comment about preliminary estimates before Table 4 and removed non-DDR rows in the table. Table 9 and Table 11 for DDR and DDR2 SDRAM capacitance removed and subsequent tables renumbered.
		 Changed units for Iou and Iou to mA in Table 9.
		Removed signal low and high input current from Table 12.
		• Added a note to Table 15 to exclude TDM and TMS. Removed reference to overshoot and undershoot and
		associated figure.
		• Changed minimum clock frequency to 33 MHz and maximum clock frequency to 133 MHz in Table 16.
		 Deleted old Table 17 Clock Parameters. Changed minimum input clock frequency to 33 MHz in Table 19
		 Changed the tropy maintain input clock frequency to 55 km/2 in Table 17. Changed the tropy maintain maintain value in Table 23 to 1.85 ns.
		• Removed t_{REFPI} and t_{REFCI} from Table 24 because the specifications are not required or tested.
		 Removed t_{PCRSTCLK}, t_{PCRSTOFF}, t_{PCRST}, and t_{PCRHFA} from Table 36 because the specifications are not required or tested.
		• Removed t _{UAVKH} and t _{UAVXH} from Table 38 because the specifications are not required or tested.
		• The parameters t _{MDCH} , t _{MDCR} , and t _{MDHF} were removed from Table 40 because the specifications are not required or tested.
		• The parameters t_{MTXH}/t_{MTX} , t_{MTXR} , and t_{MTXF} were removed from Table 41 because the specifications are not
		required or tested.
		• The parameters t _{MRXH} /t _{MRX} , t _{MRXR} , and t _{MRXF} were removed from Table 42 because the specifications are not required or tested.
		• The parameters t _{RMXH} /t _{RMX} , t _{RMXR} , and t _{RMXF} were removed from Table 43 because the specifications are not required or tested.
		• Removed the parameters t_{RGT} , t_{RGTH}/t_{RGT} (1000Base-T), t_{RGTH}/t_{RGT} (10Base-T), t_{RGTR} , t_{RGTF} , t_{G12} , and
		t_{G125H}/t_{G125} were removed from Table 45 and Table 46 because the specifications are not required or tested.
		 Changed t_{UEKHOX} to guaranteed by design in Table 47. Undated Figure 35 and Figure 36 SPI timing diagrams
		 Removed TCK rise and fall time from Table 50.
		• Updated orderable part numbers in Section 4 .
12	Aug 2008	Changed b8t to bit in the M3 memory description on the first page.
	-	• Changed maximum input high voltage (VIH) for SPI to 3.465 in the first row of Table 14.
		Changed packet processor to QUICC Engine Subsystem in the last row of Table 18.
13	Feb 2009	• In Figure 31, for GTX_CLK, changed (at transmitter) to (at DSP) and for RX_CLK, changed (at PHY) to (at DSP).
		Updated package drawing to the latest revision, Case No. 1842-04 in Figure 44.
14	Jul 2009	• Updated MV _{REF} equations and temperature ranges in Table 3.
		Updated orderable part numbers to Section 4.
15	Nov 2009	Updated Core and PLL input voltage tolerance in Table 3.
16	May 2010	• Corrected typo in Table 23. Changed MCLK minimum time to 5 ns.