



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmc8144tvt1000a
Supplier Device Package	783-FCPBGA (29x29)
Package / Case	783-BBGA, FCBGA
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 105°C (TJ)
Voltage - Core	1.00V
Voltage - I/O	3.30V
On-Chip RAM	10.5MB
Non-Volatile Memory	ROM (96kB)
Clock Rate	1GHz
Interface	EBI/EMI, Ethernet, I ² C, PCI, Serial RapidIO, SPI, TDM, UART, UTOPIA
Туре	SC3400 Core
Product Status	Obsolete

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	Pin A	ssignments and Reset States4
	1.1	FC-PBGA Ball Layout Diagrams4
	1.2	Signal List By Ball Location
2	Elect	rical Characteristics
	2.1	Maximum Ratings
	2.2	Recommended Operating Conditions27
	2.3	Default Output Driver Characteristics
	2.4	Thermal Characteristics
	2.5	DC Electrical Characteristics
	2.6	AC Timings
3	Hard	ware Design Considerations64
	3.1	Start-up Sequencing Recommendations64
	3.2	Power Supply Design Considerations
	3.3	Clock and Timing Signal Board Layout Considerations 67
	3.4	Connectivity Guidelines
4	Orde	ring Information
5	Pack	age Information
6	Produ	uct Documentation
7	Revis	ion History

List of Figures

Figure 1.	MSC8144 Block Diagram
Figure 2.	StarCore SC3400 DSP Core Subsystem Block Diagram 3
Figure 3.	MSC8144 FC-PBGA Package, Top View 4
Figure 4.	MSC8144 FC-PBGA Package, Bottom View 5
Figure 5.	SerDes Reference Clocks Input Stage
Figure 6.	Start-Up Sequence with V _{DD} Raised Before V _{DDIO} with
	CLKIN Started with V _{DDIO}
Figure 7.	Timing for a Reset Configuration Write
Figure 8.	Timing for t _{DDKHMH} 41
Figure 9.	DDR SDRAM Output Timing
Figure 10	.DDR AC Test Load 42
Figure 11	Differential V _{PP} of Transmitter or Receiver 42

Figure 12. I ransmitter Output Compliance Mask	46
Figure 13.Single Frequency Sinusoidal Jitter Limits	48
Figure 14. Receiver Input Compliance Mask	49
Figure 15.PCI AC Test Load	51
Figure 16.PCI Input AC Timing Measurement Conditions	51
Figure 17.PCI Output AC Timing Measurement Condition	51
Figure 18.TDM Inputs Signals	52
Figure 20.TDM Output Signals	53
Figure 21.UART Input Timing	53
Figure 22.UART Output Timing	53
Figure 23.Timer Timing	54
Figure 24.MII Management Interface Timing	55
Figure 25.MII Transmit AC Timing	55
Figure 26.AC Test Load	56
Figure 27.MII Receive AC Timing	56
Figure 28.RMII Transmit and Receive AC Timing	57
Figure 29.AC Test Load	57
Figure 30.SMII Mode Signal Timing.	58
Figure 31.RGMII AC Timing and Multiplexing	59
Figure 32.ATM/UTOPIA/POS AC Test Load	60
Figure 33.ATM/UTOPIAPOS AC Timing (External Clock)	60
Figure 34.SPI AC Test Load	61
Figure 35.SPI AC Timing in Slave Mode (External Clock)	61
Figure 36.SPI AC Timing in Master Mode (Internal Clock)	62
Figure 37.Asynchronous Signal Timing	62
Figure 38.Test Clock Input Timing	63
Figure 39.Boundary Scan (JTAG) Timing	63
Figure 40.Test Access Port Timing	64
Figure 41.TRST Timing	64
Figure 42.V _{DDM3} , V _{DDM3IO} and V _{25M3} Power-on Sequence	65
Figure 44.MSC8144 Mechanical Information, 783-ball FC-PBGA	
Package	77

ssignments and Reset States

1 Pin Assignments and Reset States

This section includes diagrams of the MSC8144 package ball grid array layouts and tables showing how the pinouts are allocated for the package.

1.1 FC-PBGA Ball Layout Diagrams

Top and bottom views of the FC-PBGA package are shown in Figure 3 and Figure 4 with their ball location index numbers.

Top View 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 1 2 3 4 5 6 7 8 9 26 27 28 А В С D Е F G н J Κ L Μ Ν Р R т U V W Υ AA AB AC AD AE AF AG AH

Figure 3. MSC8144 FC-PBGA Package, Top View



		Power-			I/	O Multiple	exing Mo	de ²		_	
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
C21	V _{DDSXP}										V _{DDSXP}
C22	SRIO_TXD3/GE2_SGMII_T		SGI	VII suppo	rt on SER	DES is en	abled by F	Reset Con	figuration W	/ord	V _{DDSXP}
C23	V _{DDSXP}										V _{DDSXP}
C24	MDQ26										V _{DDDDR}
C25	MDQ25										V _{DDDDR}
C26	MDM3										V _{DDDDR}
C27	GND										GND
C28	MDQ24										V _{DDDDR}
D1	Reserved ¹										_
D2	GE2_RD1/PCI_AD28			Ether	rnet 2		PCI		Ethernet 2		V _{DDGE2}
D3	GND										GND
D4	TDM7TDAT/GE2_TD3/ PCI_AD3/UTP_TMD		TC	M		PCI		Ethe	ernet 2	UTOPIA	V _{DDGE2}
D5	TDM7RDAT/GE2_RD3/ PCI_AD1/UTP_STA		TC	M		PCI		Ethe	ernet 2	UTOPIA	V _{DDGE2}
D6	GE1_RD0/UTP_RD2/ PCI_CBE2		UTOPIA	Ether	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}
D7	TDM7TCLK/GE2_TCK/ PCI_IDS/UTP_RER		TC	M		PCI		Ethe	ernet 2	UTOPIA	V _{DDGE2}
D8	Reserved ¹										_
D9	Reserved ¹										_
D10	Reserved ¹										_
D11	Reserved ¹										_
D12	GND _{SXP}										GND _{SXP}
D13	SRIO_TXD0										V _{DDSXP}
D14	GND _{SXP}										GND _{SXP}
D15	SRIO_TXD1										V _{DDSXP}
D16	V _{DDSXC}										V _{DDSXC}
D17	Reserved ¹										_
D18	Reserved ¹										_
D19	GND _{SXP}										GND _{SXP}
D20	SRIO_TXD2/GE1_SGMII_T X		SGI	VII suppo	rt on SER	DES is en	abled by F	Reset Con	figuration W	/ord	V _{DDSXP}
D21	GND _{SXP}										GND _{SXP}
D22	SRIO_TXD3/GE2_SGMII_T X		SGI	VII suppo	rt on SER	DES is en	abled by F	Reset Con	figuration W	/ord	V _{DDSXP}
D23	GND _{SXP}										GND _{SXP}
D24	MDQ23										V _{DDDDR}
D25	V _{DDDDR}										V _{DDDDR}
D26	MDQ22										V _{DDDDR}
D27	MDQ21										V _{DDDDR}
D28	MDQS2										V _{DDDDR}
E1	Reserved ¹										_



		Power-			I/	O Multipl	Multiplexing Mode ²						
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply		
E2	GE1_RX_CLK/UTP_RD6/ PCI_PAR		UTOPIA	Ethei	met 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}		
E3	GE1_RD2/UTP_RD4/ PCI_FRAME		UTOPIA	Ether	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}		
E4	GE1_RD1/UTP_RD3/ PCI_CBE3		UTOPIA	Ether	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}		
E5	GE1_RD3/UTP_RD5/ PCI_IRDY		UTOPIA	Ethei	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}		
E6	V _{DDGE1}										V _{DDGE1}		
E7	GE1_TX_EN/UTP_TD6/ PCI_CBE0		UTOPIA	Ether	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}		
E8	Reserved ¹										—		
E9	Reserved ¹										_		
E10	GND										GND		
E11	_{مم}										V _{DD}		
E12	GND										GND		
E13	Voo										Vpp		
E14	GND										GND		
E15	V										Vaa		
E16													
E17											V		
E10													
E10											GND		
E19 E20													
E20											GND		
E21	V _{DD}										V _{DD}		
E22	GND										GND		
E23	V _{DDDDR}										V _{DDDDR}		
E24	MDQ20										V _{DDDDR}		
E25	GND										GND		
E26	V _{DDDDR}										V _{DDDDR}		
E27	GND										GND		
E28	MDQS2										V _{DDDDR}		
F1	Reserved ¹										_		
F2	GE1_TX_CLK/UTP_RD0/ PCI_AD31		UTOPIA	Ether	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}		
F3	V _{DDGE1}										V _{DDGE1}		
F4	GE1_TD3/UTP_TD5/ PCI_AD30		UTOPIA	Ethei	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}		
F5	GE1_TD1/UTP_TD3/ PCI_AD28		UTOPIA	Ether	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}		
F6	GND										GND		
F7	GE1_TD0/UTP_TD2/ PCI_AD27		UTOPIA	Ether	rnet 1	PCI	UTC	PIA	Ethernet 1	UTOPIA	V _{DDGE1}		
F8	V _{DDGE1}										V _{DDGE1}		
F9	GND										GND		



		Power-			I/	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
F10	V _{DD}										V _{DD}
F11	GND										GND
F12	V _{DD}										V _{DD}
F13	GND										GND
F14	V _{DD}										V _{DD}
F15	GND										GND
F16	V _{DD}										V _{DD}
F17	GND										GND
F18	V _{DD}										V _{DD}
F19	GND										GND
F20	V _{DD}										V _{DD}
F21	Reserved ¹										_
F22	V _{DDDDR}										V _{DDDDR}
F23	GND										GND
F24	MDQ19										V _{DDDDR}
F25	MDQ18										V _{DDDDR}
F26	MDM2										V _{DDDDR}
F27	MDQ17										V _{DDDDR}
F28	MDQ16										V _{DDDDR}
G1	Reserved ¹										_
G2	SRESET ⁴										V _{DDIO}
G3	GND										GND
G4	PORESET ⁴										V _{DDIO}
G5	GE1_COL/UTP_RD1		UTOPIA	Ethe	rnet 1		UTOPIA		Ethernet 1	UTOPIA	V _{DDIO}
G6	GE1_TD2/UTP_TD4/ PCI_AD29		UTOPIA	Ethe	rnet 1	PCI	UTC	OPIA	Ethernet 1	UTOPIA	V _{DDGE1}
G7	GE1_RX_DV/UTP_RD7		UTOPIA	Ethe	rnet 1		UTOPIA		Ethernet 1	UTOPIA	V _{DDGE1}
G8	GE1_TX_ER/UTP_TD7/ PCI_CBE1		UTOPIA	Ethe	rnet 1	PCI	UTC	OPIA	Ethernet 1	UTOPIA	V _{DDGE1}
G9	V _{DD}										V _{DD}
G10	GND										GND
G11	V _{DD}										V_{DD}
G12	GND										GND
G13	V _{DD}										V _{DD}
G14	GND										GND
G15	V _{DD}										V _{DD}
G16	GND										GND
G17	V _{DD}										V _{DD}
G18	GND										GND
G19	V _{DD}										V _{DD}
G20	GND	Ī									GND
G21	Reserved ¹	_									_
G22	GND										GND



		Power-			I/	O Multipl	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
G23	MBA1										V _{DDDDR}
G24	MA3										V _{DDDDR}
G25	MA8										V _{DDDDR}
G26	V _{DDDDR}										V _{DDDDR}
G27	GND										GND
G28	MCK0										V _{DDDDR}
H1	Reserved ¹										_
H2	CLKIN										V _{DDIO}
H3	HRESET										V _{DDIO}
H4	PCI_CLK_IN										V _{DDIO}
H5	NMI										V _{DDIO}
H6	URXD/GPIO14/IRQ8/ RC_LDF ^{3, 6}	RC_LDF			UA	RT/GPIO	/IRQ				V _{DDIO}
H7	GE1_RX <u>_ER/PCI_</u> AD6/ GPIO25/IRQ15 ^{3, 6}		GPIO/ IRQ	Ethernet 1		PCI		GPIO/ IRQ	Etherr	net 1	V _{DDIO}
H8	GE1_CRS/PCI_AD5		PCI	Ethernet 1		P	CI		Etherr	net 1	V _{DDIO}
H9	GND										GND
H10	V _{DD}										V _{DD}
H11	GND										GND
H12	V _{DD}										V _{DD}
H13	GND										GND
H14	V _{DD}										V _{DD}
H15	V _{DD}										V _{DD}
H16	V _{DD}										V _{DD}
H17	GND										GND
H18	V _{DD}										V _{DD}
H19	GND										GND
H20	V _{DD}										V _{DD}
H21	V _{DD}										V _{DD}
H22	V _{DDDDR}										V _{DDDDR}
H23	MBA0										V _{DDDDR}
H24	MA15										V _{DDDDR}
H25	V _{DDDDR}										V _{DDDDR}
H26	MA9										V _{DDDDR}
H27	MA7										V _{DDDDR}
H28	MCK0										V _{DDDDR}
J1	Reserved ¹										_
J2	GND										GND
J3	V _{DDIO}										V _{DDIO}
J4	STOP_BS										V _{DDIO}
J5	NMI_OUT ⁴										V _{DDIO}
J6	INT_OUT ⁴										V _{DDIO}
J7	SDA/GPIO27 ^{3, 4, 6}					I2C/GPIC)				V _{DDIO}



		Power-			I/	O Multiple	exing Mo	de ²	2 ²				
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply		
AA7	TDM4TCLK/PCI_AD10			TDM		P	CI		TDM		V _{DDIO}		
AA8	TDM4TDAT/PCI_AD11			TDM		P	CI		TDM		V _{DDIO}		
AA9	V _{DDIO}										V _{DDIO}		
AA10	V _{DDM3}										V _{DDM3}		
AA11	GND										GND		
AA12	V _{DDM3}										V _{DDM3}		
AA13	GND										GND		
AA14	V _{DDM3}										V _{DDM3}		
AA15	GND										GND		
AA16	V _{DDM3}										V _{DDM3}		
AA17	GND										GND		
AA18	V _{DDM3}										V _{DDM3}		
AA19	GND										GND		
AA20	V _{DDM3}										V _{DDM3}		
AA21	GND										GND		
AA22	GND										GND		
AA23	MDQ15										V _{DDDDR}		
AA24	MDQ14										V _{DDDDR}		
AA25	MDM1										V _{DDDDR}		
AA26	MDQ12										V _{DDDDR}		
AA27	MDQS1										V _{DDDDR}		
AA28	MDQS1										V _{DDDDR}		
AB1	Reserved ¹										-		
AB2	UTP_TSOC/RC15	RC15				UT	ΟΡΙΑ				V _{DDIO}		
AB3	V _{DDIO}										V _{DDIO}		
AB4	TDM6RDAT/PCI_AD20/ GPIO5/IRQ11 ^{3, 6}		TD	M/GPIO/ I	RQ	P	CI	TC)m/gpio/ if	RQ	V _{DDIO}		
AB5	TDM5RDAT/PCI_AD14/ GPIO9 ^{3, 6}		٦	rdm/gpic)	P	CI		TDM/GPIO		V _{DDIO}		
AB6	TDM6TSYN/PCI_AD24/ GPIO8/ IRQ14 ^{3, 6}		TD	M/GPIO/I	RQ	P	CI	TE	DM/GPIO/IF	RQ.	V _{DDIO}		
AB7	TDM6RCLK/PCI_AD19/ GPIO4/IRQ10 ^{3, 6}		TD	M/GPIO/I	RQ	P	CI	TE	DM/GPIO/IF	RQ.	V _{DDIO}		
AB8	TDM4RSYN/PCI_AD9			TDM		P	CI		TDM		V _{DDIO}		
AB9	TDM4RDAT/PCI_AD8			TDM		P	CI		TDM		V _{DDIO}		
AB10	GND										GND		
AB11	V _{DDM3}										V _{DDM3}		
AB12	GND										GND		
AB13	V _{DDM3}										V _{DDM3}		
AB14	GND										GND		
AB15	V _{DDM3}										V _{DDM3}		
AB16	GND										GND		
AB17	V _{DDM3}										V _{DDM3}		
AB18	GND										GND		



		Power-			I/	O Multiple	exing Mo	de ²			
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AB19	V _{DDM3}										V _{DDM3}
AB20	GND										GND
AB21	GND										GND
AB22	V _{DDDDR}										V _{DDDDR}
AB23	MECC7										V _{DDDDR}
AB24	MECC1										V _{DDDDR}
AB25	MECC4										V _{DDDDR}
AB26	MECC5										V _{DDDDR}
AB27	MECC2										V _{DDDDR}
AB28	ECC_MDQS										V _{DDDDR}
AC1	Reserved ¹										
AC2	UTP_RD9/RC13	RC13				UTOPIA					V _{DDIO}
AC3	UTP_RD8/RC12	RC12				UTOPIA					V _{DDIO}
AC4	TDM6TCLK/PCI_AD22			TDM		P	CI		TDM		V _{DDIO}
AC5	TDM6RSYN/PCI_AD21/ GPIO6/ IRQ12 ^{3, 6}		TD	M/GPIO/I	RQ	P	CI	ΤΙ	DM/GPIO/IF	20 SQ	V _{DDIO}
AC6	V _{DDIO}										V _{DDIO}
AC7	TDM3TSYN/RC11	RC11			•	Т	DM				V _{DDIO}
AC8	PCI_AD23/GPIO7/ IRQ13 / TDM6TDAT ^{3, 6} /UTP_RMOD		TD	M/GPIO/I	RQ	P	CI	TDM/G	PIO/IRQ	UTOPIA	V _{DDIO}
AC9	TDM7TSYN/ PCI_AD4		TC	DM		PCI			reserved		V _{DDIO}
AC10	V _{DDM3IO}										V _{DDM3IO}
AC11	GND										GND
AC12	V _{DDM3}										V _{DDM3}
AC13	GND										GND
AC14	V _{DDM3}										V _{DDM3}
AC15	GND										GND
AC16	V _{DDM3}										V _{DDM3}
AC17	GND										GND
AC18	V _{DDM3}										V _{DDM3}
AC19	GND										GND
AC20	V _{DDM3IO}										V _{DDM3IO}
AC21	Reserved ¹										—
AC22	MECC6										V _{DDDDR}
AC23	MECC3										V _{DDDDR}
AC24	ECC_MDM										V _{DDDDR}
AC25	V _{DDDDR}										V _{DDDDR}
AC26	MECC0										V _{DDDDR}
AC27	V _{DDDDR}										V _{DDDDR}
AC28	ECC_MDQS										V _{DDDDR}
AD1	Reserved ¹										_
AD2	GPIO1 ^{3, 6}					G	PIO				V _{DDIO}
AD3	TMR0/GPIO13					TIME	R/GPIO				V _{DDIO}



		Power-	- I/O Multiplexing Mode ²								
Ball Number	Signal Name	On Reset Value	0 (000)	1 (001)	2 (010)	3 (011)	4 (100)	5 (101)	6 (110)	7 (111)	Ref. Supply
AG4	TDM0RSYN/RCW_SRC0	RCW_ SRC0				Т	DM				V _{DDIO}
AG5	TDM0RCLK					Т	DM				V _{DDIO}
AG6	TDM0TDAT/RCW_SRC1	RCW_ SRC1				Т	DM				V _{DDIO}
AG7	TDM2TSYN/RC7	RC7				Т	DM				V _{DDIO}
AG8	TDM2RCLK					Т	DM				V _{DDIO}
AG9	TDM2RSYN/RC5	RC5				Т	DM				V _{DDIO}
AG10	GPIO24/IRQ6 ^{3, 6} /SPISEL					GPIO/	IRQ/SPI				V _{DDIO}
AG11	GPIO23/IRQ5 ^{3, 6} /SPIMISO					GPIO/	IRQ/SPI				V _{DDIO}
AG12	Reserved ¹										_
AG13	GND										GND
AG14	GND										GND
AG15	GND										GND
AG16	GND										GND
AG17	Reserved ¹										_
AG18	Reserved ¹										_
AG19	GND										GND
AG20	GND										GND
AG21	V _{DDM3IO}										V _{DDM3IO}
AG22	GND										GND
AG23	GND										GND
AG24	GND										GND
AG25	V _{DDDDR}										V _{DDDDR}
AG26	GND										GND
AG27	V _{DDDDR}										V _{DDDDR}
AG28	GND										GND
AH1	Reserved ¹										—
AH2	Reserved ¹										—
AH3	Reserved ¹										—
AH4	Reserved ¹										—
AH5	Reserved ¹										—
AH6	Reserved ¹										—
AH7	Reserved ¹										—
AH8	Reserved ¹										—
AH9	Reserved ¹										—
AH10	Reserved ¹										—
AH11	Reserved ¹										—
AH12	Reserved ¹										—
AH13	Reserved ¹										—
AH14	Reserved ¹										—
AH15	Reserved ¹										—
AH16	Reserved ¹										—

Table 1. Signal List by Ball Number (continued)



rical Characteristics

DDR (2.5V) SDRAM DC Electrical Characteristics 2.5.1.2

Table 7 provides the recommended operating conditions for the DDR SDRAM component(s) of the MSC8144 when $V_{DDDDR}(typ) = 2.5 V.$

Parameter/Condition	Symbol	Min	Мах	Unit							
I/O supply voltage ¹	V _{DDDDR}	2.3	2.7	V							
I/O reference voltage ²	MV _{REF}	$0.49 \times V_{DDDDR}$	$0.51 imes V_{DDDDR}$	V							
I/O termination voltage ³	V _{TT}	MV _{REF} – 0.04	MV _{REF} + 0.04	V							
Input high voltage	V _{IH}	MV _{REF} + 0.15	V _{DDDDR} + 0.3	V							
Input low voltage	V _{IL}	-0.3	MV _{REF} – 0.15	V							
Output leakage current ⁴	I _{OZ}	-50	50	μΑ							
Output high current (V _{OUT} = 1.95 V)	I _{OH}	-16.2	—	mA							
Output low current (V _{OUT} = 0.35 V)	I _{OL}	16.2	—	mA							
Notes: 1. V _{DDDDR} is expected to be within 50 mV of the DRAM V _{DD} at all times. 2. MV _{REF} is expected to be equal to 0.5 × V _{DDDDR} , and to track V _{DDDDR} DC variations as measured at the receiver.											

Table 7. DDR SDRAM DC Electrical Characteristics for V_{DDDDR} (typ) = 2.5 V

Peak-to-peak noise on MV_{REF} may not exceed ±2% of the DC value.

V_{TT} is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be 3. equal to MV_{REF} . This rail should track variations in the DC level of V_{DDDDR} .

Output leakage is measured with all outputs are disabled, $0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{DDDDR}}$. 4.

Table 8 lists the current draw characteristics for MV_{REF}.

Table 8. Current Draw Characteristics for MV_{REF}

	Parameter / Condition	Symbol	Min	Max	Unit
Current draw for MV _{REF}		I _{MVREF}	—	500	μΑ
Note: The voltage regulator for MV_{REF} must be able to supply up to 500 μ A current.					



rical Characteristics

2.6.4.2 DDR SDRAM Output AC Timing Specifications

Table 23 provides the output AC timing specifications for the DDR SDRAM interface.

Parameter	Symbol ¹	Min	Мах	Unit	
MCK[n] cycle time, (MCK[n]/MCK[n] crossing) ²	t _{MCK}	5	10	ns	
ADDR/CMD output setup with respect to MCK ³	t _{DDKHAS}				
• 400 MHz		1.95	_	ns	
• 333 MHz		2.40	_	ns	
• 266 MHz		3.15	_	ns	
• 200 MHz		4.20	—	ns	
ADDR/CMD output hold with respect to MCK ³	t _{DDKHAX}				
• 400 MHz		1.85	—	ns	
• 333 MHz		2.40	—	ns	
• 266 MHz		3.15	—	ns	
• 200 MHz		4.20	—	ns	
MCSn output setup with respect to MCK ³	t _{DDKHCS}				
• 400 MHz		1.95	—	ns	
• 333 MHz		2.40	—	ns	
• 266 MHz		3.15	—	ns	
• 200 MHz		4.20	—	ns	
MCSn output hold with respect to MCK ³	t _{DDKHCX}				
• 400 MHz		1.95	—	ns	
• 333 MHz		2.40	—	ns	
• 266 MHz		3.15	—	ns	
• 200 MHz		4.20	—	ns	
MCK to MDQS Skew ⁴	t _{DDKHMH}	-0.6	0.6	ns	
MDQ/MECC/MDM output setup with respect to MDQS ⁵	t _{DDKHDS,}				
• 400 MHz	t _{DDKLDS}	700	—	ps	
• 333 MHz		900	—	ps	
• 266 MHz		1100	—	ps	
• 200 MHz		1200	—	ps	
MDQ/MECC/MDM output hold with respect to MDQS ⁵	t _{DDKHDX}				
• 400 MHz	t _{DDKLDX}	700	—	ps	
• 333 MHz		900	—	ps	
• 266 MHz		1100	—	ps	
• 200 MHz		1200	—	ps	
MDQS preamble start ⁶	t _{DDKHMP}	$-0.5\times t_{\text{MCK}}-0.6$	$-0.5 imes t_{MCK}$ +0.6	ns	
MDQS epilogue end ⁶	t _{DDKHME}	-0.6	0.6	ns	
Notes: 1. The symbols used for timing specifications follow the p	battern of t _{(first two}	letters of functional block)(signal)(state) (reference)(sta	ate) for	
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for ou	tputs. Output hold time	e can be read as DDR	timing	
(DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example,					
t _{DDKHAS} symbolizes DDR timing (DD) for the time t _{MCK} memory clock reference (K) goes from the high (H) state until outputs					
(A) are setup (S) or output valid time. Also, t _{DDKLDX} symbolizes DDR timing (DD) for the time t _{MCK} memory clock reference					
(K) goes low (L) until data outputs (D) are invalid (X) o	r data output hole	d time.			
2. All MCK/MCK referenced measurements are made fro	m the crossing o	f the two signals ±0.1	V.		
 ADDR/CMD includes all DDR SDRAM output signals e 	except MCK/MCI	K, MCS, and MDQ/ME	CC/MDM/MDQS. For	the	
ADDR/CMD setup and hold specifications, it is assume	ed that the Clock	Control register is set	to adjust the memory	clocks by	
1/2 applied cycle.					

Table 23. DDR SDRAM Output AC Timing Specifications

4. Note that t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the DQSS override bits in the TIMING_CFG_2 register. This will typically be set to the same delay as the clock adjust in the CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the *MSC8144 Reference Manual* for a description and understanding of the timing modifications enabled by use of these bits.

Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.

6. All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that t_{DDKHMP} follows the symbol conventions described in note 1.

7. At recommended operating conditions with V_DDDDR (1.8 V or 2.5 V) \pm 5%.



Using these waveforms, the definitions are as follows:

- 1. The transmitter output signals and the receiver input signals TD, $\overline{\text{TD}}$, RD and $\overline{\text{RD}}$ each have a peak-to-peak voltage (V_{PP}) swing of A B.
- 2. The differential output signal of the transmitter, V_{OD} , is defined as $V_{TD} V_{\overline{TD}}$.
- 3. The differential input signal of the receiver, V_{ID} , is defined as $V_{RD} V_{\overline{RD}}$.
- 4. The differential output signal of the transmitter and the differential input signal of the receiver each range from A B to -(A B).
- 5. The peak value of the differential transmitter output signal and the differential receiver input signal is A B.
- 6. The value of the differential transmitter output signal and the differential receiver input signal is $2 \times (A B) V_{PP}$.

To illustrate these definitions using real values, consider the case of a CML (Current Mode Logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and $\overline{\text{TD}}$, has a swing that goes between 2.5 V and 2.0 V. Using these values, the peak-to-peak voltage swing of the signals TD and $\overline{\text{TD}}$ is 500 mV_{PP}. The differential output signal ranges between 500 mV and -500 mV. The peak differential voltage is 500 mV. The peak-to-peak differential voltage is 1000 mV_{PP}.

Note: AC electrical specifications are given for transmitter and receiver. Long run and short run interfaces at three baud rates (a total of six cases) are described. The parameters for the AC electrical specifications are guided by the XAUI electrical interface specified in Clause 47 of IEEE[™] Std 802.3ae-2002[™]. XAUI has similar application goals to serial RapidIO. The goal of this standard is that electrical designs for serial RapidIO can reuse electrical designs for XAUI, suitably modified for applications at the baud intervals and reaches described herein.

2.6.5.3 Equalization

With the use of high speed serial links, the interconnect media will cause degradation of the signal at the receiver. Effects such as Inter-Symbol Interference (ISI) or data dependent jitter are produced. This loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification. To negate a portion of these effects, equalization can be used. The most common equalization techniques that can be used are:

- A passive high pass filter network placed at the receiver. This is often referred to as passive equalization.
- The use of active circuits in the receiver. This is often referred to as adaptive equalization.

2.6.5.4 Transmitter Specifications

LP-Serial transmitter electrical and timing specifications are stated in the text and tables of this section. The differential return loss, S11, of the transmitter in each case shall be better than

- -10 dB for (baud frequency)/10 < freq(f) < 625 MHz, and
- $-10 \text{ dB} + 10\log(f/625 \text{ MHz}) \text{ dB}$ for $625 \text{ MHz} \le \text{freq}(f) \le \text{baud}$ frequency

The reference impedance for the differential return loss measurements is 100Ω resistive. Differential return loss includes contributions from internal circuitry, packaging, and any external components related to the driver. The output impedance requirement applies to all valid output levels. It is recommended that the 20–80% rise/fall time of the transmitter, as measured at the transmitter output, have a minimum value 60 ps in each case. It is also recommended that the timing skew at the output of an LP-Serial transmitter between the two signals comprising a differential pair not exceed 25 ps at 1.25 GB, 20 ps at 2.50 GB, and 15 ps at 3.125 GB.

Channa taniatia	Complete	Ra	nge	11	Nataa
Characteristic	Symbol	Min	Max	Unit	Notes
Output Voltage	V _O	-0.40	2.30	V	Voltage relative to COMMON of either signal comprising a differential pair
Differential Output Voltage	V _{DIFFPP}	500	1000	mV _{PP}	
Deterministic Jitter	J _D		0.17	UI _{PP}	
Total Jitter	J _T		0.35	UI _{PP}	

Table 25. Short Run Transmitter AC Timing Specifications—1.25 GBaud



NP

2.6.5.6 Receiver Eye Diagrams

For each baud rate at which an LP-Serial receiver is specified to operate, the receiver shall meet the corresponding bit error rate specification (Table 32, Table 33, and Table 34) when the eye pattern of the receiver test signal (exclusive of sinusoidal jitter) falls entirely within the unshaded portion of the receiver input compliance mask shown in Figure 14 with the parameters specified in Table 35. The eye pattern of the receiver test signal is measured at the input pins of the receiving device with the device replaced with a 100 $\Omega \pm 5\%$ differential resistive load.



Figure 14. Receiver Input Compliance Mask

Table 35.	Receiver	Input C	ompliance	Mask	Parameters	Exclusive	of Sinuso	idal Jitter

Receiver Type	V _{DIFF} min (mV)	V _{DIFF} max (mV)	A (UI)	B (UI)
1.25 GBaud	100	800	0.275	0.400
2.5 GBaud	100	800	0.275	0.400
3.125 GBaud	100	800	0.275	0.400

2.6.5.7 Measurement and Test Requirements

Since the LP-Serial electrical specification are guided by the XAUI electrical interface specified in Clause 47 of **IEEE** Std. 802.3ae-2002TM, the measurement and test requirements defined here are similarly guided by Clause 47. In addition, the CJPAT test pattern defined in Annex 48A of **IEEE** Std. 802.3ae-2002 is specified as the test pattern for use in eye pattern and jitter measurements. Annex 48B of **IEEE** Std. 802.3ae-2002 is recommended as a reference for additional information on jitter test methods.



Electrical Characteristics

Table 36. PCI AC Timing Specifications (continued)

Beromotor		Sumbal	33 MHz		66 MHz		l la it	
	Parameter		Symbol	Min	Max	Min	Мах	Unit
Notes:	1. 2.	See the timing measurement conditions in the <i>PCI 2.2 Local Bus Specifications</i> . All PCI signals are measured from $0.5 \times V_{DDIO}$ of the rising edge of PCI_CLK_IN to $0.4 \times V_{DDIO}$ of the signal in question for 3.3-V/PCI signaling levels						
	3. 4. 5.	 For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification. Input timings are measured at the pin. The reset assertion timing requirement for HRESET is in Table 19 and Figure 7 						

Figure 15 provides the AC test load for the PCI.



Figure 15. PCI AC Test Load

Figure 16 shows the PCI input AC timing conditions.



Figure 16. PCI Input AC Timing Measurement Conditions

Figure 17 shows the PCI output AC timing conditions.



Figure 17. PCI Output AC Timing Measurement Condition





Figure 20. TDM Output Signals

Note: For some TDM modes, transmit data is output on other pins. This timing is also valid for those pins. See the *MSC8144 Reference Manual*

2.6.8 UART Timing

Table 38. UART Timing

Characteristics	Symbol	Expression	Min	Max	Unit
URXD and UTXD inputs high/low duration	TUREFCLK	16 × T _{REFCLK}	160	—	ns
Note: $T_{UREFCLK} = T_{REFCLK}$ is guaranteed by design.					

Figure 21 shows the UART input AC timing



Figure 21. UART Input Timing

Figure 22 shows the UART output AC timing



Figure 22. UART Output Timing



2.6.12 SPI Timing

Table 48 lists the SPI input and output AC timing specifications.

Table 48. SPI AC Timing Specifications ¹

Characteristic	Symbol ²	Min	Max	Unit
SPI outputs valid—Master mode (internal clock) delay	t _{NIKHOV}		6	ns
SPI outputs hold—Master mode (internal clock) delay	t _{NIKHOX}	0.5		ns
SPI outputs valid—Slave mode (external clock) delay	t _{NEKHOV}		8	ns
SPI outputs hold—Slave mode (external clock) delay	t _{NEKHOX}	2		ns
SPI inputs—Master mode (internal clock input) setup time	t _{NIIVKH}	4		ns
SPI inputs—Master mode (internal clock) input hold time	t _{NIIXKH}	0		ns
SPI inputs—Slave mode (external clock) input setup time	t _{NEIVKH}	4		ns
SPI inputs—Slave mode (external clock) input hold time	t _{NEIXKH}	2		ns

Notes: 1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.

2. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).}

Figure 34 provides the AC test load for the SPI.



Figure 34. SPI AC Test Load

Figure 35 and Figure 36 represent the AC timings from Table 48. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 35 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.

Figure 35. SPI AC Timing in Slave Mode (External Clock)

Figure 36 shows the SPI timings in master mode (internal clock).



The following supplies should rise before any other supplies in any sequence

- V_{DD} and V_{DDPLL} coupled together
- V_{DDM3}

After the above supplies rise to 90% of their nominal value the following I/O supplies may rise in any sequence (see Figure 42):

- V_{DDGE1}
- V_{DDGE2}
- V_{DDIO}
- V_{DDDDR} and MV_{REF} coupled one to another. MV_{REF} should be either at same time or after V_{DDDDR}.
- V_{DDM3IO}
- V_{25M3}



Figure 42. $V_{DDM3},\,V_{DDM3IO}$ and V_{25M3} Power-on Sequence

- Note: 1. This recommended power sequencing is different from the MSC8122/MSC8126.
 - 2. If no pins that require V_{DDGE1} as a reference supply are used (see Table 1), V_{DDGE1} can be tied to GND.
 - 3. If no pins that require V_{DDGE2} as a reference supply are used (see Table 1), V_{DDGE2} can be tied to GND.
 - 4. If the DDR interface is not used, V_{DDDDR} and MV_{REF} can be tied to GND.
 - 5. If the M3 memory is not used, V_{DDM3} , V_{DDM3IO} , and V_{25M3} can be tied to GND.
 - 6. If the RapidIO interface is not used, V_{DDSX}, V_{DDSXP}, and V_{DDRIOPLL} can be tied to GND.

3.1.2 Start-Up Timing

Section 2.6.1 describes the start-up timing.



Table 52. Connectivity of DDR Related Pins When Using 16-bit DDR Memory Only (continued)

Signal Name	Pin connection
MWE	in use
MV _{REF}	1/2*V _{DDDDR}
V _{DDDDR}	2.5 V or 1.8 V

3.4.1.3 ECC Unused Pin Connections

When the error code corrected mechanism is not used in any 32- or 16-bit DDR configuration, refer to Table 53 to determine the correct pin connections.

Table 53. Connectivity of Unused ECC Mechanism Pins

Signal Name	Pin connection
MECC[0-7]	pull-up to V _{DDDDR}
ECC_MDM	NC
ECC_MDQS	pull-down to GND
ECC_MDQS	pull-up to V _{DDDDR}

3.4.2 Serial RapidIO Interface Related Pins

3.4.2.1 Serial RapidIO interface Is Not Used

Table 54. Connectivity of Serial RapidIO Interface Related Pins When the RapidIO Interface Is Not Used

Signal Name	Pin Connection
SRIO_IMP_CAL_RX	GND
SRIO_IMP_CAL_TX	GND
SRIO_REF_CLK	GND
SRIO_REF_CLK	GND
SRIO_RXD[0-3]	GND
SRIO_RXD[0-3]	GND
SRIO_TXD[0-3]	NC
SRIO_TXD[0-3]	NC
VDDRIOPLL	GND
GND _{RIOPLL}	GND
GND _{SXP}	GND
GND _{SXC}	GND
V _{DDSXP}	GND
V _{DDSXC}	GND



3.4.4 Ethernet Related Pins

3.4.4.1 Ethernet Controller 1 (GE1) Related Pins

Note: Table 57 and Table 58 assume that the alternate function of the specified pin is not used. If the alternate function is used, connect the pin as required to support that function.

3.4.4.1.1 GE1 Interface Is Not Used

Table 57 assumes that the GE1 signals are not used for any purpose (including any multiplexed functions) and that V_{DDGE1} is tied to GND.

Signal Name	Pin Connection
GE1_COL	NC
GE1_CRS	NC
GE1_RD[0-4]	NC
GE1_RX_ER	NC
GE1_RX_CLK	NC
GE1_RX_DV	NC
GE1_SGMII_RX	GND _{SXC}
GE1_SGMII_RX	GND _{SXC}
GE1_SGMII_TX	NC
GE1_SGMII_TX	NC
GE1_TD[0-4]	NC
GE1_TX_CLK	NC
GE1_TX_EN	NC
GE1_TX_ER	NC

Table 57. Connectivity of GE1 Related Pins When the GE1 Interface Is Not Used

3.4.4.1.2 Subset of GE1 Pins Required

When only a subset of the whole GE1 interface is used, such as for RMII, the unused GE1 pins should be connected as described in Table 58. This table assumes that the unused GE1 pins are not used for any purpose (including any multiplexed function) and that V_{DDGE1} is tied to either 2.5 V or 3.3 V.

Table 58. Connectivit	y of GE1 Related	Pins When only	/ a subset of the GE1	Interface Is req	uired

Signal Name	Pin Connection	
GE1_COL	GND	
GE1_CRS	GND	
GE1_RD[0–3]	GND	
GE1_RX_ER	GND	
GE1_RX_CLK	GND	
GE1_RX_DV	GND	
GE1_SGMII_RX	GND _{SXC}	
GE1_SGMII_RX	GND _{SXC}	
GE1_SGMII_TX	NC	



ware Design Considerations

Table 58. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required (continued)

Signal Name	Pin Connection
GE1_SGMII_TX	NC
GE1_TD[0-3]	NC
GE1_TX_CLK	GND
GE1_TX_EN	NC
GE1_TX_ER	NC

3.4.4.2 Ethernet Controller 2 (GE2) Related Pins

Note: Table 59 through Table 61 assume that the alternate function of the specified pin is not used. If the alternate function is used, connect the pin as required to support that function.

3.4.4.2.1 GE2 interface Is Not Used

Table 59 assumes that the GE2 pins are not used for any purpose (including any multiplexed function) and that V_{DDGE2} is tied to GND.

Table 59. Connectivity of GE2 Related Pins When the GE2 Interface Is Not Used

Signal Name	Pin Connection
GE2_RD[0-3]	NC
GE2_RX_CLK	NC
GE2_RX_DV	NC
GE2_RX_ER	NC
GE2_SGMII_RX	GND _{SXC}
GE2_SGMII_RX	GND _{SXC}
GE2_SGMII_TX	NC
GE2_SGMII_TX	NC
GE2_TCK	Nc
GE2_TD[0-3]	Nc
GE2_TX_EN	NC

3.4.4.2.2 Subset of GE2 Pins Required

When only a subset of the whole GE2 interface is used, such as for RMII, the unused GE2 pins should be connected as described in Table 60. The table assumes that the unused GE2 pins are not used for any purpose (including any multiplexed functions) and that V_{DDGE2} is tied to either 2.5 V or 3.3 V.

Table 60. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required

Signal Name	Pin Connection
GE2_RD[0-3]	GND
GE2_RX_CLK	GND
GE2_RX_DV	GND
GE2_RX_ER	GND
GE2_SGMII_RX	GND _{SXC}